# DATA HANDBOOK 

# Radio, audio and associated systems Bipolar, MOS CA3089 to TDA1510A 

## Philips Components



## RADIO, AUDIO AND ASSOCIATED SYSTEMS BIPOLAR, MOS

Part a
Selection guide ..... page
Functional index
5
5
Numerical index
Numerical index .....
17 .....
17 ..... 31
Maintenance type list
Maintenance type list
General
Product status definition for type numbers with prefixes CA, MC, NE, SA, SE and $\mu \mathrm{A}$
35
35
Ordering information for type numbers with
Ordering information for type numbers with
prefixes CA, MC, NE, SA, SE and $\mu \mathrm{A}$ ..... 36
Type designation for type numbers with prefixes
HEF, MAB, MAF, OM, PCA, PCB, PCF, PNA,
SAA, SAD, SAF, TDA, TDB, TDD, TEA and TSA
39
39
Rating systems
41
41
Handling MOS devices ..... 43
Device data
CA3089 to TDA1510A
Part b
Selection guide
page
Functional index
953
953
Numerical index
965
965
Maintenance type list ..... 979
Device data
TDA1512 to $\mu \mathrm{A} 758 \mathrm{~N}$
Package information
Package outlines for prefixes CA, MC, NE, SA, SE and $\mu \mathrm{A}$ ..... 1839
Package outlines for prefixes HEF, MAB, MAF, OM, PCA,
PCB, PCF, PNA, SAA, SAD, SAF, TDA, TDB, TDD, TEA and TSA ..... 1847
Soldering information
For type numbers with prefixes HEF, MAB, MAF, OM, PCA, PCB, PCF, PNA, SAA, SAD, SAF, TDA, TDB, TDD, TEA and TSA ..... 1887

## SELECTION GUIDE

Functional index
Numerical index
Maintenance type list

## FUNCTIONAL INDEX

## FUNCTIONAL INDEX

\begin{tabular}{|c|c|c|}
\hline type no. \& description \& page <br>
\hline \multicolumn{3}{|l|}{AMPLIFIERS} <br>
\hline NE542 \& dual low-noise preamplifier \& <br>
\hline NE5532 \& internally-compensated dua \& 91 <br>
\hline NE5532A \& internally-compensated dual low noise operational amplifier \& 129 <br>
\hline NE5533 \& dual and single low \& 129 <br>
\hline NE5533A \& dual and single low noise operational amplifier \& 135 <br>
\hline NE5534 \& dual and single low noise operational amplifier \& 135 <br>
\hline NE5534A \& dual and single low noise operational amplifier \& 135 <br>
\hline SA5534 \& dual and single low noise operational amplifier \& 135 <br>
\hline SA5534A \& dual and single low noise operational amplifier \& 135 <br>
\hline SE5532 \& internally-compensated dual low noise operation \& 135 <br>
\hline SE5532A \& internally-compensated dual low noise oper \& 129 <br>
\hline SE5534 \& dual and single low noise operational amplifier \& 129 <br>
\hline SE5534A \& dual and single low noise operational amplifier \& 135 <br>
\hline TDA1010A \& 6 W audio power amplifier for in-car applications/10 W audio power amplifier for mains-fed applications \& 135 <br>
\hline TDA1011 \& 2 to 6 W audio power amplifier with preamplifier \& 811 <br>
\hline TDA1013B \& 4 W audio power amplifier with DC volume control \& 829 <br>
\hline TDA1015 \& 1 to 4 W audio power amplifier with preamplifier \& 841 <br>
\hline TDA1015T \& 0.5 W audio power amplifier with preamplifier \& 849 <br>
\hline TDA1016 \& 2 W recording/playback audio power amplifier with preamplifier, automatic level control, short-circuit and thermal protection \& 859 <br>
\hline TDA1020 \& 12 W audio power amplifier with preamplifier for car radios \& 865 <br>
\hline TDA1510 \& 24 W BTL or $2 \times 12 \mathrm{~W}$ stereo car radio power amplifier \& 871 <br>
\hline TDA1510A \& 24 W BTL or $2 \times 12 \mathrm{~W}$ stereo car radio power amplifier \& 941 <br>
\hline TDA1512 \& 12 to 20 W hi-fi audio power amplifier \& 941 <br>
\hline TDA15120 \& 12 to 20 W hi-fi audio power amplifier \& 983 <br>
\hline TDA1514A \& 50 W hi-fi power amplifier for digital audio (e compact Disc) \& 983 <br>
\hline TDA1515B \& 24 W BTL or $2 \times 12 \mathrm{~W}$ stereo car radio power (e.g. Compact Disc) \& 989 <br>
\hline TDA15160 \& 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power amplifier; closed loop voltage gain 26 dB \& 997

1003 <br>
\hline TDA1517 \& $2 \times 6 \mathrm{~W}$ stereo car radio audio power amplifi \& 1003 <br>
\hline TDA15180 \& 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power amplifier; closed loop voltage gain 46 dB \& 1011 <br>
\hline TDA1519 \& $2 \times 6 \mathrm{~W}$ stereo car radio audio power amplifier ( 40 dB gain) \& 1019 <br>
\hline TDA1519A \& 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power ( 40 dB gain) \& 1027 <br>
\hline TDA1519B \& 12 W BTL or $2 \times 6 \mathrm{~W}$ stereo car radio power amplifier \& 1035 <br>
\hline TDA1520B \& 20 W hi-fi audio power amplifier; complete Somplifier \& 1045 <br>
\hline TDA1520BQ \& 20 W hi-fi audio power amplifier: complete SOAR protection \& 1055 <br>
\hline TDA1521 \& $2 \times 12 \mathrm{~W}$ hi-fi stereo audio power amplifier \& 1055 <br>
\hline TDA1521A \& $2 \times 6 \mathrm{~W}$ hi-fi stereo audio power amplifier \& 1061 <br>
\hline DA1521Q \& $2 \times 12 \mathrm{~W}$ hi-fi stereo audio power amplifier \& 1071 <br>
\hline
\end{tabular}

| type no. | description | page |
| :--- | :--- | :--- |
| TDA1522 | stereo playback amplifier/equalizer with mute switch |  |
| TDA1535 | high-speed sample-and-hold amplifier <br> traffic warning decoder circuit (AM carriers); ARI system | 1081 |
| TDA1579 | traffic warning decoder circuit (AM carriers); ARI system | 1125 |
| TDA1579T | traffic control message and warning tone circuit; ARI system | 1231 |
| TDA1589 | 5 W audio power amplifier | 1231 |
| TDA2611A | 6 W hi-fi audio power amplifier | 1241 |
| TDA2613 | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; | 1305 |
| TDA7050 | low voltage | 1315 |
|  | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; |  |
| TDA7050T | low voltage | 1423 |
|  | 1 W BTL mono audio amplifier for portable applications |  |
| TDA7052 | $2 \times 1 \mathrm{~W}$ BTL stereo audio power amplifier for portable applications | 1427 |
| TDA7053 |  |  |

## AUDIO ICs

## Bus-controlled

| TDA8420 | hi-fi stereo audio processor; $I^{2} \mathrm{C}$-bus | 1445 |
| :--- | :--- | :---: |
| TDA8421 | hi-fi stereo audio processor; $I^{2} \mathrm{C}$-bus | 1467 |
| TDA8425 | hi-fi stereo audio processor; $I^{2} \mathrm{C}$-bus |  |
| TEA6300 | car radio preamplifier and source selector with sound <br> and fader controls; $I^{2} \mathrm{C}$-bus | 1489 |
| TEA6300T | car radio preamplifier and source selector with sound <br> and fader controls; $I^{2} \mathrm{C}$-bus | 1787 |
| TEA6310T | sound fader control circuit; $I^{2} \mathrm{C}$-bus | 1787 |
|  |  | 1803 |

## DC-controlled

| DC-controled |  | 877 |
| :--- | :--- | ---: |
| TDA1029 | signal-source switch $(4 \times$ two channels) | 931 |
| TDA1074A | dual tandem electronic potentiometer circuit | 1091 |
| TDA1524A | stereo tone/volume control circuit | 1103 |
| TDA1525 | stereo tone/volume control circuit | 1293 |
| TDA1600 | multi-function oscillator switch for audio cassette recorders | 1335 |
| TDA3810 | spatial, stereo and pseudo-stereo sound circuit | 1589 |
| TDD1601 | equalizer for audio cassette recorders |  |

## CLOCK/CALENDAR

| PCF8573 | clock calendar; $I^{2}$ C-bus | 329 |
| :--- | :--- | ---: |
| PCF8583 | clock calendar with $256 \times 8$-bit static RAM; $I^{2}$ C-bus | 491 |
|  |  |  |
| COMPANDOR |  | 95 |
| NE570 | compandor | 95 |
| NE571 | compandor | 103 |
| NE572 | programmable analogue compandor | 111 |
| NE575 | low voltage compandor | 95 |
| SA571 | compandor | 103 |
| SA572 | programmable analogue compandor |  |

## FUNCTIONAL INDEX

type no. description $\quad$ page

## DATA CONVERSION

## ADCs, DACs

MC3410 MC3410C
MC3510
NE5410
PCF8591
PNA7509
PNA7518
SAA7320
SE5410
TDA1534
TDA1541A
TDA1543
TDA8444
DIGITAL AUDIO

## Compact Disc

SAA7210
SAA7220
SAA7310
SAA7320
SAD7630
TDA1514A
TDA1541A
TDA1542
TDA1543
TDA5708
TDA5709
TDA8808T
TDA8808AT
TDA8808T/AT
TDA8809T
TDA8809T
Input circuits
$\begin{array}{lll}\text { SAA7274 } & \text { audio digital input circuit (ADIC) } & 715 \\ \text { TDA1542 } & \text { active element for post filtering (dual channel) }\end{array}$
decoder for Compact Disc (second generation) ..... 671
digital filter and interpolator for Compact Disc (second generation) ..... 693
decoder for Compact Disc (third generation) ..... 727
stereo DAC for Compact Disc ..... 757
CCD delay line for error correction in video and sound carrier timebases (laservision players)
777
777
50 W hi-fi power amplifier for digital audio (e.g. Compact Disc) ..... 989
dual 16-bit DAC
dual 16-bit DAC
1129
1129
active element for post filtering (dual channel) ..... 1137
dual 16 -bit economy DAC ( $I^{2} \mathrm{~S}$ bus format) ..... 1145
photo diode signal processor for Compact Disc single-spot read-out systems ..... 1347
radial error signal processor for Compact Disc ..... 1367
photo diode signal processor for Compact Disc ..... 1519
photo diode signal processor for Compact Disc ..... 1519
transfer functions
transfer functions
1539
1539
radial error signal processor for Compact Disc ..... 1559
transfer functions ..... 1571
active element for post filtering (dual channel) ..... 1137
10-bit high-speed multiplying DAC
83
83
10-bit high-speed multiplying DAC
83
83
10-bit high-speed multiplying DAC
83
83
10-bit high-speed multiplying DAC
119
119
8 -bit ADC/DAC; $I^{2}$ C-bus
8 -bit ADC/DAC; $I^{2}$ C-bus
509
509
7-bit ADC; 22 MHz ; 3-state output ..... 527
8 -bit multiplying DAC; 30 MHz ..... 539
stereo DAC for Compact Disc
757
757
10-bit high-speed multiplying DAC
119
119
14-bit ADC ..... 1117
dual 16-bit DAC
dual 16-bit DAC
1129
1129
dual 16 -bit economy DAC ( $1^{2} \mathrm{~S}$ bus format) ..... 1145
octuple 6-bit DAC; $I^{2}$ C-bus ..... 1511
type no.

|  |  | 223 |
| :---: | :---: | :---: |
| PCF1303T | 18 -element bar graph LCD driver (with analogue input) | 229 |
| PCF2100 | LCD duplex driver; 40 segments | 229 |
| PCF2110 | LCD duplex driver; 60 segments and 2 LEDs | 229 |
| PCF2111 | LCD duplex driver; 64 segments | 229 |
| PCF2112 | LCD driver; 32 segments | 245 |
| PCF2201 | LCD flat panel row/column driver |  |
| PCF8566 | universal LCD driver for low multiplex rates (1:1 to 1:4); max. 96 elements; $I^{2} C$-bus | 289 |
| PCF8576 | universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; $I^{2} C$-bus | 359 |
| PCF8577 | LCD direct driver ( 32 segments) or duplex driver ( 64 segments); ${ }^{12}$ C-bus | 393 |
| PCF8577A | LCD direct driver ( 32 segments) or duplex driver ( 64 segments); $1^{2} \mathrm{C}$-bus; different slave address | 393 |
| PCF8578 | LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; $I^{2} \mathrm{C}$-bus | 409 |
| PCF8579 | LCD column driver for dot matrix graphic displays; 40 column outputs; $I^{2} \mathrm{C}$-bus | 447 |
| SAA1064 | 4-digit LED driver; ${ }^{2} \mathrm{C}$-bus | 555 |

## DOLBY CIRCUITS

|  |  | 179 |
| :---: | :---: | :---: |
| NE645 | Dolby B and C type noise reduction circuit | 179 |
| NE646 | Dolby B and C type noise reduction circuit | 185 |
| NE649 | low voltage Dolby B type noise reduction circuit | 191 |
| NE650 | Dolby B type noise reduction circuit | 115 |
| NE5240 | Dolby digital audio decoder | 1627 |
| TEA0651 | Dolby B \& C noise reduction circuit | 1627 |
| TEA0652 | Dolby B \& C noise reduction circuit | 1645 |
| TEA0653T | stereo or 2-channel Dolby B noise reduction circuit |  |
| TEA0654 | preamplifier and electronic switch for Dolby B \& C noise reduction circuits | 1627 |
| TEA0657 | dual Dolby B noise reduction circuit | 1659 |
| TEA0665 | Dolby B \& C processor with preamplifier and electronic switch | 1659 |
| TEA0665T | Dolby B \& C processor with preamplifier and electronic switch | 165 |
| TEA0666 | Dolby B \& C processor with preamplifier and electronic switch, changed frequency response in relation to TEA0665 | 1669 |
| TEA0666T | Dolby B \& C processor with preamplifier and electronic switch; changed frequency response in relation to TEA0665 | 1669 |
| TEA0670T | Dolby B \& C processor with preamplifier and electronic switch; low voltage | 1679 |

## FREQUENCY SYNTHESIZERS

| HEF4750V | frequency synthesizer | 53 |
| :--- | :--- | ---: |
| SAA1057 | radio tuning PLL frequency synthesizer (SYMO II) | 545 |
| TDD1742T | low power frequency synthesizer (LOPSY) | 1605 |
| TSA6057 | radio tuning PLL frequency synthesizer; $I^{2}$ C-bus | 1821 |
| TSA6057T | radio tuning PLL frequency synthesizer; $I^{2}$ C-bus | 1821 |


type no. $\quad$ description
$8051 / 80 C 51$ family CMOS (continued)
$8051 / 80651$ fa
PCB80C552 microcontroller; $256 \times 8$ RAM; $80 C 31$ CPU plus
16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.2 to 12 MHz ; 0 to $+70^{\circ} \mathrm{C}$
PCB80C562

PCB80C652
PCB80C851
PCB83C552

PCB83C562

PCB83C652
PCB83C654
PCB83C851
PCF80C31BH-3
PCF80C51BH-3
PCF80C552

PCF80C562

PCF80C652
PCF80C851
PCF83C552
microcontroller; $256 \times 8$ RAM; 80 C 31 CPU plus 16 -bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 -bit ADC with 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$
microcontroller; $256 \times 8$ RAM; serial I/O; UART; I ${ }^{2} \mathrm{C}$-bus;
1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$
microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM;
1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$
microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU
plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with
8 multiplexed input lines; $I^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16 -bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$217
microcontroller; $256 \times 8$ RAM; $16 \mathrm{~K} \times 8$ ROM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$
microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; $256 \times 8$ EEPROM;
1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$
microcontroller; $128 \times 8$ RAM; 1.2 to 12 MHz ; -40 to $+85^{\circ} \mathrm{C}$
microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM;
1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$
microcontroller; $256 \times 8$ RAM; 80C31 CPU plus 16 -bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10 -bit ADC with 8 multiplexed input lines; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ microcontroller; $256 \times 8$ RAM; 80 C31 CPU plus 16 -bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 -bit ADC with 8 multiplexed input lines;
1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$
microcontroller; $256 \times 8$ RAM; serial I/O; UART; $I^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$
microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM;
1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$
microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$

| type no. | description | page |
| :---: | :---: | :---: |
| PCF83C562 | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 215 |
| PCF83C652 | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 215 217 |
| PCF83C654 | microcontroller; $256 \times 8$ RAM; 16K $\times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 219 |
| PCF83C851 | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 219 221 |
| 84CXX family CMOS |  |  |
| PCF84C00 | microcontroller; $256 \times 8$ RAM; bond-out version |  |
|  | PCF84CXX family; ${ }^{2}$ C-bus | 283 |
| PCF84C12 | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8 \mathrm{ROM}$ | 285 |
| PCF84C21 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM; plus 8 -bit |  |
|  | LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 |
| PCF84C22 | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM | 285 |
| PCF84C41 | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; plus 8 -bit | 285 |
| PCF84C42 | LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 |
| PCF84C81 | low cost microcontroller; $64 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM | 285 |
| PCF84C85 | LED driver; $I^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ <br> microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 32 I/O; <br> plus 8 -bit LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 287 |
| 84XX family NMOS |  |  |
| MAB8401 | microcontroller; $128 \times 8$ RAM; piggy-back version for MAB84XX family plus 8 -bit LED driver; $I^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ |  |
| MAB8411 | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; | 79 |
| MAB8421 | microcontroller; $64 \times 8$ RAM; 2K $\times 8$ ROM plus <br> 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 79 79 |
| MAB8422 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; $15 \mathrm{I} / \mathrm{O}$ lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 81 |
| MAB8441 | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM plus <br> 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; <br> 1.6 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 81 79 |
| MAB8442 | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; <br> 1.6 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 81 |
| MAB8461 | microcontroller; $128 \times 8$ RAM; $6 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 81 79 |


| type no. | description | page |
| :---: | :---: | :---: |
| 84XX family NMOS (continued) |  |  |
| MAF84A11 | microcontroller; $64 \times 8$ RAM; 1K x 8 ROM; plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A21 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to 5 MHz ; -40 to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A22 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 15 I/O lines; $1^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 81 |
| MAF84A41 | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus 8 -bit LED driver; $20 \mathrm{I} / \mathrm{O}$ lines; $\mathrm{I}^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A42 | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $I^{2} \mathrm{C}$-bus; <br> 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 81 |
| MAF84A61 | microcontroller; $128 \times 8$ RAM; $6 \mathrm{~K} \times 8$ ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; <br> 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF8411 | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 79 |
| MAF8421 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8-bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; |  |
|  | $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 79 |
| MAF8422 | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver: $15 \mathrm{I} / \mathrm{O}$ lines; $\mathrm{I}^{2} \mathrm{C}$-bus |  |
|  | $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 81 |
| MAF8441 | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus 8-bit LED driver; 20 I/O lines; $1^{2} \mathrm{C}$-bus; |  |
|  | 8 -bit LED driver; 20 I/O lines; ${ }^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 79 |
| MAF8442 | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $I^{2} \mathrm{C}$-bus; <br> 1.0 to $6 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 81 |
| MAF8461 | microcontroller; $128 \times 8$ RAM; 6K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; <br> 1.0 to $6 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 79 |

## 8048 family CMOS

PCA80C39
microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ;
-40 to $+110^{\circ} \mathrm{C}$
PCA80C49 microcontroller; $128 \times 8$ RAM; 2K $\times 8$ ROM;
1.0 to $15 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$

PCB80C39 microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; 0 to $+70^{\circ} \mathrm{C}$
$\begin{array}{ll}\text { PCB80C49 } & \text { microcontroller; } 128 \times 8 \mathrm{RAM} ; 2 \mathrm{~K} \times 8 \mathrm{ROM} ; \\ & 1.0 \text { to } 15 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}\end{array}$
PCF80C39 microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; -40 to $+85^{\circ} \mathrm{C}$
PCF80C49 microcontroller; $128 \times 8$ RAM; 2K $\times 8$ ROM;
1.0 to 15 MHz ; -40 to $+85^{\circ} \mathrm{C}$

| type no. | description | page |
| :---: | :---: | :---: |
| MOTOR CONTROLLERS |  |  |
| TDA1059B | motor speed regulator with thermal shut-down; multiplication coefficient $=9$; drop-out voltage $=1.8 \mathrm{~V}$ | 891 |
| TDA5040T | DC motor drive circuit with magnetic-field detector | 1339 |
| PERSONAL RADIO/AUDIO |  |  |
| TDA7000 | FM radio circuit; mono (in plastic DIL-18) | 1381 |
| TDA7010T | FM radio circuit; mono (in SO-16 plastic mini-pack) | 1389 |
| TDA7021T | FM radio circuit; stereo/mono; for low voltage micro tuning system (MTS) | 1397 |
| TDA7030T | low voltage micro tuning system (MTS) | 1407 |
| TDA7040T | PLL stereo decoder; low voltage | 1415 |
| TDA7050 | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; low voltage | 1423 |
| TDA7050T | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; low voltage | 1427 |
| TDA7052 | 1 W BTL mono audio amplifier for portable applications | 1431 |
| TDA7053 | $2 \times 1 \mathrm{~W}$ BTL stereo audio power amplifier for portable applications | 1437 |
| TEA0670T | Dolby B \& C processor preamplifier and electronic switch; low voltage |  |
| TEA5551T | single-chip AM radio circuit, plus dual AF amplifier, for pocket receivers with headphones | 1679 1685 |
| RADIO RECEIVERS |  |  |
| AM |  |  |
| TDA1072A | AM receiver circuit for hi-fi and car radio | 897 |
| TDA1072AT | AM receiver circuit for hi-fi and car radio | 913 |
| TDA1572 | AM receiver circuit for stereo hi-fi and car radio | 1153 |
| TDA1572T | AM receiver circuit for stereo hi-fi and car radio | 1171 |
| TDB1080 | IF limiting amplifier, FM detector and audio amplifier | 1583 |
| TDB1080T | IF limiting amplifier, FM detector and audio amplifier | 1583 |
| TEA6200 | AM upconversion radio receiver; 10.7 MHz IF | 1775 |
| AM/FM |  |  |
| TEA5570 | AM/FM radio receiver circuit |  |
| TEA5591 | AM/FM radio receiver circuit | $1733$ |
| FM |  |  |
| CA3089 | FM IF system | 47 |
| NE604A | high performance low-power FM IF system | 149 |
| NE605 | low-power FM IF system | 149 |
| NE614A | low-power FM IF system | 169 |
| SA604A | high performance low-power FM IF system | 149 |
| SA605 | low-power FM IF system | 149 159 |
| SA614A | low-power FM IF system | 169 |
| TDA1574 | integrated FM tuner for radio receivers | 1187 |
| TDA1574T | integrated FM tuner for radio receivers | 1195 |
| TDA1576 | FM/IF amplifier and detector | 1205 |


| type no. | description | page |
| :--- | :--- | ---: |
| FM (continued) |  |  |
| TDA1596 | FM/IF amplifier and detector | 1249 |
| TDA1596T | FM/IF amplifier and detector | 1267 |
| TDA7000 | FM radio circuit; mono (in plastic DIL-18) | 1381 |
| TDA7010T | FM radio circuit; mono (in SO-16 plastic mini-pack) | 1389 |
| TDA7021T | FM radio circuit; stereo/mono; for low voltage |  |
|  | micro tuning system (MTS) |  |
| TEA6100 | FM/IF system and microcomputer-based tuning <br> interface; $I^{2}$ C-bus | 1397 |

## REMOTE CONTROLLERS

SAA3004
high performance transmitter ( 455 kHz ) for infrared remote control; up to 448 commands
high performance transmitter (RC-5) for infrared remote control; up to 2048 commands
SAA3006609 remote control; up to 1280 commands; low voltage623 remote control; low voltage
SAA3008 high performance transmitter ( 38 kHz ) for infrared637
SAA3010 ..... 647infrared remote control decoder; decodes 64 commands(RECS80/RC-5); up to 32 subaddresses; high currentoutput capability for direct LED driveSAA3028high performance transcoder (RC-5) for infrared remotecontrol; $1^{2} \mathrm{C}$-bus663
SAA3049 infrared remote control decoder, low current version of SAA3009 ..... 637
SAF1032 receiver/decoder for infrared remote control ..... 787
SAF1039 transmitter for infrared remote control ..... 787
TDA3047 high performance receiver for infrared remote control; positive output voltage ..... 1323
TDA3048 high performance receiver for infrared remote control; negative output voltage ..... 1329
REMOTE I/O EXPANDERS
PCF8574 remote 8 -bit I/O expander; $\mathrm{I}^{2} \mathrm{C}$-bus ..... 347
PCF8574A remote 8 -bit I/O expander; $\mathrm{I}^{2} \mathrm{C}$-bus; different slave address ..... 347
SOUND GENERATOR
SAA1099 stereo sound generator for sound effects and music synthesis ( $\mu \mathrm{C}$-controlled) ..... 565
SPEECH SYNTHESIZERS
OM8200 speech demonstration board (PCF8200) ..... 197OM8201
speech demonstration box (PCF8200) ..... 201
update package for OM8010
speech analysis/editing system (PCF8200) ..... 203
voice synthesizer (CMOS); $I^{2}$ C-bus .....

## FUNCTIONAL INDEX

type no. description $\quad$ page

## STEREO DECODERS

TDA1578A
TDA1598
TDA7040T
TEA5580
TEA5581
TEA5581T
TSA6057
TSA6057T
$\mu$ A758
time multiplex PLL stereo decoder for hi-fi and car radios 1217 time multiplex PLL stereo decoder for hi-fi and car radios 1285 PLL stereo decoder; low voltage
1415
PLL stereo decoder for medium-fi and car radios ..... 1711

PLL stereo decoder with source selector switch for medium-fi and car radios
PLL stereo decoder with source selector switch for medium-fi and car radios
$\begin{array}{ll}\text { radio tuning PLL frequency synthesizer; } I^{2} \text { C-bus } & 1721 \\ & 1821\end{array}$
radio tuning PLL frequency synthesizer; $\mathrm{I}^{2} \mathrm{C}$-bus 1821
FM stereo multiplex decoder; PLL

## TUNING CIRCUITS

HEF4750V
HEF4751V
NE602
NE612
SA602
SAA1057
SAA 1300
TDA1574
TDA1574T
TDA7030T
TDD1742T
frequency synthesizer ..... 53
universal divider
69
69
double-balanced mixer and oscillator
143
143
double balanced mixer and oscillator ..... 163
double-balanced mixer and oscillator ..... 143
radio tuning PLL frequency synthesizer (SYMO II)
545
545
tuner switching circuit; $I^{2} \mathrm{C}$-bus
581
581
integrated FM tuner for radio receivers
1187
1187
integrated FM tuner for radio receivers
1195
1195
low voltage micro tuning system (MTS)
1407
1407
low power frequency synthesizer (LOPSY) ..... 1605

## NUMERICAL INDEX

| type no. | description | page |
| :---: | :---: | :---: |
| CA3089N | FM IF system | 47 |
| HEF4750VD | frequency synthesizer | 53 |
| HEF4750VU | frequency synthesizer | 53 |
| HEF4751VD | universal divider | 69 |
| HEF4751VP | universal divider | 69 |
| HEF4751VT | universal divider | 69 |
| HEF4751VU | universal divider | 69 |
| MAB8401B | microcontroller; $128 \times 8$ RAM; piggy-back version for MAB84XX family plus 8 -bit LED driver; $I^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 69 79 |
| MAB8401WP | microcontroller; $128 \times 8$ RAM; piggy-back version for MAB84XX family plus 8 -bit LED driver; $I^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 79 |
| MAB8411P | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 79 |
| MAB8411T | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 79 |
| MAB8421P | microcontroller; $64 \times 8$ RAM; $2 K \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $1^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+700^{0} \mathrm{C}$ | 79 79 |
| MAB8421T | microcontroller; $64 \times 8$ RAM; $2 K \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; <br> 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 |
| MAB8422P | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 81 |
| MAB8441P | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 81 79 |
| MAB8441T | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70{ }^{\circ} \mathrm{C}$ | 79 79 |
| MAB8442P | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 79 81 |
| MAB8461P | microcontroller; $128 \times 8$ RAM; $6 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ; 0 \text { to }+70^{\circ} \mathrm{C}$ | 81 79 |
| MAB8461T | microcontroller; $128 \times 8$ RAM; $6 \mathrm{~K} \times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $1^{2} \mathrm{C}$-bus; 1.0 to $6 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 79 |


| type no. | description | page |
| :---: | :---: | :---: |
| MAF84A11P | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 5 \mathrm{MHz} ;-40 \text { to }+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A21P | microcontroller; $64 \times 8$ RAM; 2K x 8 ROM plus |  |
|  | 8-bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A22P | microcontroller; $64 \times 8$ RAM; 2K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 81 |
| MAF84A41P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus |  |
|  | 8-bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF84A42P | microcontroller; $128 \times 8$ RAM; 4K x 8 ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 5 \mathrm{MHz} ;-40 \text { to }+110^{\circ} \mathrm{C}$ | 81 |
| MAF84A61P | microcontroller; $128 \times 8$ RAM; 6K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to $5 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 79 |
| MAF8411P | microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8 \mathrm{ROM}$ plus |  |
|  | 8-bit LED driver; 20 I/O lines; $I^{2}$ C-bus; 1.0 to $6 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 79 |
| MAF8421P | microcontroller; $64 \times 8$ RAM; 2K $\times 8$ ROM plus 8 -bit LED driver; 20 I/O lines; $I^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to $6 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 79 |
| MAF8422P | microcontroller; $64 \times 8$ RAM; 2K x 8 ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.0 to 6 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 81 |
| MAF8441P | microcontroller; $128 \times 8$ RAM; 4K x 8 ROM plus |  |
|  | 8-bit LED driver; 20 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 79 |
| MAF8442P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM plus |  |
|  | 8 -bit LED driver; 15 I/O lines; $\mathrm{I}^{2} \mathrm{C}$-bus; $1.0 \text { to } 6 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 81 |
| MAF8461P | microcontroller; $128 \times 8$ RAM; 6K x 8 ROM plus |  |
|  | 8 -bit LED driver; 20 I/O lines; ${ }^{2} \mathrm{C}$-bus; |  |
|  | 1.0 to $6 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 79 |
| MC3410F | 10-bit high-speed multiplying DAC | 83 |
| MC3410CF | 10-bit high-speed multiplying DAC | 83 |
| MC3510F | 10-bit high-speed multiplying DAC | 83 |
| NE542N | dual low-noise preamplifier | 91 |
| NE570F | compandor | 95 |
| NE570N | compandor | 95 |
| NE571D | compandor | 95 |
| NE571F | compandor | 95 |
| NE571N | compandor | 95 |
| NE572D | programmable analogue compandor | 103 |
| NE572N | programmable analogue compandor | 103 |
| NE575D | low voltage compandor | 111 |
| NE575N | low voltage compandor | 111 |
| NE5240D | Dolby digital audio decoder | 115 |


| type | description | page |
| :---: | :---: | :---: |
| NE5240N | Dolby digital audio decoder | 115 |
| NE5410F | 10-bit high-speed multiplying DAC | 119 |
| NE5532D | internally-compensated dual low noise operational amplifier | 129 |
| NE5532N | internally-compensated dual low noise operational amplifier | 129 |
| NE5532FE | internally-compensated dual low noise operational amplifier | 129 |
| NE5532AN | internally-compensated dual low noise operational amplifier | 129 |
| NE5532AFE | internally-compensated dual low noise operational amplifier | 129 |
| NE5533D | dual and single low noise operational amplifier | 135 |
| NE5533N | dual and single low noise operational amplifier | 135 |
| NE5533AD | dual and single low noise operational amplifier | 135 |
| NE5533AN | dual and single low noise operational amplifier | 135 |
| NE5534D | dual and single low noise operational amplifier | 135 |
| NE5534N | dual and single low noise operational amplifier | 135 |
| NE5534FE | dual and single low noise operational amplifier | 135 |
| NE5534AD | dual and single low noise operational amplifier | 135 |
| NE5534AN | dual and single low noise operational amplifier | 135 |
| NE5534AFE | dual and single low noise operational amplifier | 135 |
| NE602D | double-balanced mixer and oscillator | 143 |
| NE602N | double-balanced mixer and oscillator | 143 |
| NE602FE | double-balanced mixer and oscillatoe | 143 |
| NE604AD | high performance low-power FM IF system | 149 |
| NE604AN | high performance low-power FM IF system | 149 |
| NE605D | low-power FM IF system | 159 |
| NE605F | low-power FM IF system | 159 |
| NE605N | low-power FM IF system | 159 |
| NE612D | double-balanced mixer and oscillator | 163 |
| NE612N | double-balanced mixer and oscillator | 163 |
| NE614AD | low-power FM IF system | 169 |
| NE614AN | low-power FM IF system | 169 |
| NE645N | Dolby $B$ and $C$ type noise reduction circuit | 179 |
| NE646N | Dolby $B$ and $C$ type noise reduction circuit | 179 |
| NE649N | low voltage Dolby B type noise reduction circuit | 185 |
| NE650N | Dolby B type noise reduction circuit | 191 |
| OM8200 | speech demonstration board (PCF8200) | 197 |
| OM8201 | speech demonstration box (PCF8200) | 201 |
| OM8209 | update package for OM8010 | 203 |
| OM8210 | speech analysis/editing system (PCF8200) | 205 |
| PCA80C31BH-3P | microcontroller; $128 \times 8$ RAM; 1.2 to 12 MHz ; -40 to $+125^{\circ} \mathrm{C}$ | 209 |
| PCA80C31BH-3WP | microcontroller; $128 \times 8$ RAM; 1.2 to 12 MHz ; -40 to $+125^{\circ} \mathrm{C}$ | 209 |
| PCA80C39P | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; $-40 \text { to }+110^{\circ} \mathrm{C}$ | 211 |
| PCA80C39WP | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; $-40 \text { to }+110^{\circ} \mathrm{C}$ | 211 |
| PCA80C49P | microcontroller; $128 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM; 1.0 to $15 \mathrm{MHz} ;-40$ to $+110^{\circ} \mathrm{C}$ | 211 |
| PCA80C49WP | microcontroller; $128 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM; 1.0 to $15 \mathrm{MHz} ;-40$ to $+10^{\circ} \mathrm{C}$ | 211 |


| type | description | page |
| :---: | :---: | :---: |
| PCA80C51BH-3P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 209 |
| PCA80C51BH-3WP | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 209 |
| PCA80C552WP | microcontroller; $256 \times 8$ RAM; 80 C 31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $I^{2} \mathrm{C}$-bus; 1.2 to 12 MHz ; -40 to $+125^{\circ} \mathrm{C}$ | 213 |
| PCA80C562WP | microcontroller; $256 \times 8$ RAM; $80 C 31$ CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8-bit ADC with 8 multiplexed input lines; 1.2 to 12 MHz ; $-40 \text { to }+125^{\circ} \mathrm{C}$ | 215 |
| PCA80C652P | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 217 |
| PCA80C652WP | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 217 |
| PCA83C552WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80 C 51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; ${ }^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 213 |
| PCA83C562WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 215 |
| PCA83C652P | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; I ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 217 |
| PCA83C652WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; I ${ }^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 217 |
| PCA83C654P | microcontroller; $256 \times 8$ RAM; 16K $\times 8$ ROM; serial I/O; UART; I ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 219 |
| PCA83C654WP | microcontroller; $256 \times 8$ RAM; $16 \mathrm{~K} \times 8$ ROM; serial I/O; UART; I ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+125^{\circ} \mathrm{C}$ | 219 |
| PCB80C31BH-3P | microcontroller; $128 \times 8$ RAM; 0.5 to 12 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C31BH-3WP | microcontroller; $128 \times 8$ RAM; 0.5 to 12 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C31BH-3P | microcontroller; $128 \times 8$ RAM; 1.2 to 16 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C31BH-3WP | microcontroller; $128 \times 8$ RAM; 1.2 to 16 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C39P | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 211 |
| PCB80C39WP | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 211 |
| PCB80C49P | microcontroller; $128 \times 8$ RAM; 2K x 8 ROM; 1.0 to $15 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 211 |
| PCB80C49WP | microcontroller; $128 \times 8$ RAM; 2K x 8 ROM; 1.0 to $15 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 211 |


| type | description | page |
| :---: | :---: | :---: |
| PCB80C51BH-3P | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; 0.5 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C51BH-3WP | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; 0.5 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 209 209 |
| PCB80C51BH-3P | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; 1.2 to $16 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 209 |
| PCB80C51BH-3WP | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; 1.2 to $16 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 209 209 |
| PCB80C552WP | microcontroller; $256 \times 8$ RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10 -bit ADC with 8 multiplexed input lines; $I^{2} \mathrm{C}$-bus; 1.2 to 12 MHz ; 0 to $+70^{\circ} \mathrm{C}$ | 200 |
| PCB80C562WP | microcontroller; $256 \times 8$ RAM; 80 C 31 CPU plus <br> 16-bit capture/compare timer/counter; watch-dog timer; <br> 2 pulse-width modulated signals; 8-bit ADC with <br> 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 213 |
| PCB80C851P | microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 215 221 |
| PCB80C851WP | microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 221 |
| PCB80C652P | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 217 |
| PCB80C652WP | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 21 |
| PCB83C552WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16 -bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 213 |
| PCB83C562WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 213 |
| PCB83C652P | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 215 217 |
| PCB83C652WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 217 217 |
| PCB83C654P | microcontroller; $256 \times 8$ RAM; 16K $\times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 217 219 |
| PCB83C654WP | microcontroller; $256 \times 8$ RAM; $16 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 210 219 |
| PCB83C851P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 219 |
| PCB83C851WP | microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ; 0$ to $+70^{\circ} \mathrm{C}$ | 221 221 |
| PCF1303T | 18-element bar graph LCD driver (with analogue input) | 223 |
| PCF2100P | LCD duplex driver; 40 segments | 229 |
| PCF2100T | LCD duplex driver; 40 segments | 229 |


| type | description | page |
| :---: | :---: | :---: |
| PCF2110P | LCD duplex driver; 60 segments and 2 LEDs | 229 |
| PCF2110T | LCD duplex driver; 60 segments and 2 LEDs | 229 |
| PCF2111P | LCD duplex driver; 64 segments | 229 |
| PCF2111T | LCD duplex driver; 64 segments | 229 |
| PCF2112P | LCD driver; 32 segments | 229 |
| PCF2112T | LCD driver; 32 segments | 229 |
| PCF2201V | LCD flat panel row/column driver | 245 |
| PCF80C31BH-3P | microcontroller; $128 \times 8$ RAM; 1.2 to 12 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 209 |
| PCF80C31BH-3WP | microcontroller; $128 \times 8$ RAM; 1.2 to 12 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 209 |
| PCF80C39P | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 211 |
| PCF80C39WP | microcontroller; $128 \times 8$ RAM; 1.0 to 15 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 211 |
| PCF80C49P | microcontroller; $128 \times 8$ RAM; 2K $\times 8$ ROM; 1.0 to $15 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 211 |
| PCF80C49WP | microcontroller; $128 \times 8$ RAM; 2K x 8 ROM; 1.0 to $15 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 211 |
| PCF80C51BH-3P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 209 |
| PCF80C51BH-3WP | microcontroller; $128 \times 8$ RAM; 4K x 8 ROM; $1.2 \text { to } 12 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 209 |
| PCF80C552WP | microcontroller; $256 \times 8$ RAM; 80 C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $I^{2} \mathrm{C}$-bus; 1.2 to 12 MHz ; -40 to $+85^{\circ} \mathrm{C}$ | 213 |
| PCF80C562WP | microcontroller; $256 \times 8$ RAM; 80 C 31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8-bit ADC with 8 multiplexed input lines; 1.2 to 12 MHz ; $-40 \text { to }+85^{\circ} \mathrm{C}$ | 215 |
| PCF80C652P | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $1^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 |
| PCF80C652WP | microcontroller; $256 \times 8$ RAM; serial I/O; UART; $\mathrm{I}^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 |
| PCF80C851P | microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM; $1.2 \text { to } 12 \mathrm{MHz} ;-40 \text { to }+85^{\circ} \mathrm{C}$ | 221 |
| PCF80C851WP | microcontroller; $128 \times 8$ RAM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 221 |
| PCF8200 | voice synthesizer (CMOS); $1^{2} \mathrm{C}$-bus | 267 |
| PCF83C552WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; $I^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 213 |
| PCF83C562WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 80 C 51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 8 multiplexed input lines; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 215 |


| type | description | page |
| :---: | :---: | :---: |
| PCF83C652P | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 |
| PCF83C652WP | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 |
| PCF83C654P | microcontroller; $256 \times 8$ RAM; $16 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2} \mathrm{C}$-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 217 219 |
| PCF83C654WP | microcontroller; $256 \times 8$ RAM; $16 \mathrm{~K} \times 8$ ROM; serial I/O; UART; ${ }^{2}$ C-bus; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 219 |
| PCF83C851P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 219 221 |
| PCF83C851WP | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; $256 \times 8$ EEPROM; 1.2 to $12 \mathrm{MHz} ;-40$ to $+85^{\circ} \mathrm{C}$ | 221 221 |
| PCF84CXXX | single-chip 8-bit microcontroller family | 281 |
| PCF84C00B | microcontroller; $256 \times 8$ RAM; bond-out version |  |
| PCF84C00T | PCF84CXX family; $I^{2} \mathrm{C}$-bus <br> microcontroller; $256 \times 8$ RAM; bond-out version | 283 |
|  | PCF84CXX family; ${ }^{2}$ C-bus | 283 |
| PCF84C12P | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8 \mathrm{ROM}$ | 285 |
| PCF84C12T | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM | 285 |
| PCF84C21P | microcontroller; $64 \times 8 \mathrm{RAM} ; 2 \mathrm{~K} \times 8 \mathrm{ROM}$; plus 8 -bit LED driver; ${ }^{2} \mathrm{C}$-bus; -40 to $+85{ }^{\circ} \mathrm{C}$ | 283 |
| PCF84C21T | microcontroller; $64 \times 8$ RAM; $2 \mathrm{~K} \times 8$ ROM; plus 8 -bit LED driver; $\mathrm{I}^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 283 |
| PCF84C22P | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8$ ROM | 285 |
| PCF84C22T | low cost microcontroller; $64 \times 8$ RAM; $1 \mathrm{~K} \times 8 \mathrm{ROM}$ | 285 |
| PCF84C41P | microcontroller; $128 \times 8$ RAM; 4K $\times 8$ ROM; plus | 285 |
| PCF84C41T | 8 -bit LED driver; $\mathrm{I}^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ microcontroller; $128 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM; plus | 283 |
|  | 8 -bit LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 |
|  | low cost microcontroller; $64 \times 8$ RAM; $4 \mathrm{~K} \times 8$ ROM | 285 |
| PCF84C42T | low cost microcontroller; $64 \times 8$ RAM; $4 \mathrm{~K} \times 8 \mathrm{ROM}$ | 285 |
| PCF84C81P | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; plus 8 -bit LED driver; $\mathrm{I}^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 |
| PCF84C81T | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; plus 8 -bit LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 |
| PCF84C85P | microcontroller; $256 \times 8$ RAM; $8 \mathrm{~K} \times 8$ ROM; 32 I/O; plus 8 -bit LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 283 287 |
| PCF84C85T | microcontroller; $256 \times 8$ RAM; $9 \mathrm{~K} \times 8$ ROM; 32 I/O; plus 8 -bit LED driver; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 287 287 |
| PCF8566P | universal LCD driver for low multiplex rates |  |
| PCF8566T | (1:1 to 1:4); max. 96 elements; $I^{2}$ C-bus universal LCD driver for low multiplex rates | 289 |
|  | (1:1 to 1:4); max. 96 elements; $1^{2} \mathrm{C}$-bus | 289 |
| PCF8570P | $256 \times 8$-bit static RAM; $1^{2}$ C-bus | 319 |
| PCF8570T | $256 \times 8$-bit static RAM; ${ }^{2}$ 2 ${ }^{\text {C-bus }}$ | 319 |
| PCF8570CP | $256 \times 8$-bit static RAM; ${ }^{2}$ 2 C -bus; different slave address | 319 |
| PCF8570CT | $256 \times 8$-bit static RAM; ${ }^{2}$ 2 -bus; different slave address | 319 |
| PCF8571P | $128 \times 8$-bit static RAM; ${ }^{2}$ 2 ${ }^{2}$-bus | 319 |
| PCF8571T | $128 \times 8$-bit static RAM; ${ }^{2}$ C-bus | 319 |


| type | description | page |
| :---: | :---: | :---: |
| PCF8573P | clock calendar, $\mathrm{I}^{2} \mathrm{C}$-bus | 329 |
| PCF8573T | clock calendar; $1^{2} \mathrm{C}$-bus | 329 |
| PCF8574AP | remote 8-bit I/O expander; $\mathrm{I}^{2} \mathrm{C}$-bus different slave address | 347 |
| PCF8574AT | remote 8-bit I/O expander; $\mathrm{I}^{2} \mathrm{C}$-bus; different slave address | 347 |
| PCF8574P | remote 8-bit I/O expander; $\mathrm{I}^{2} \mathrm{C}$-bus | 347 |
| PCF8574T | remote 8-bit I/O expander; $1^{2} \mathrm{C}$-bus | 347 |
| PCF8576T | universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; $I^{2} C$-bus | 359 |
| PCF8576U | universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; $\left.\right\|^{2} \mathrm{C}$-bus | 359 |
| PCF8576U/10 | universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; $I^{2}$ C-bus | 359 |
| PCF8577AP | LCD direct driver ( 32 segments) or duplex driver ( 64 segments); $I^{2}$ C-bus; different slave address | 393 |
| PCF8577AT | LCD direct driver ( 32 segments) or duplex driver ( 64 segments) $I^{2} \mathrm{C}$-bus; different slave address | 393 |
| PCF8577AU | LCD direct driver ( 32 segments) or duplex driver ( 64 segments) $\mathrm{I}^{2} \mathrm{C}$-bus; different slave address | 393 |
| PCF8577P | LCD direct driver ( 32 segments) or duplex driver ( 64 segments); ${ }^{2}{ }^{2}$-bus | 393 |
| PCF8577T | LCD direct driver ( 32 segments) or duplex driver (64 segments); ${ }^{2}$ C-bus | 393 |
| PCF8577U | LCD direct driver ( 32 segments) or duplex driver ( 64 segments); $1^{2}$ C-bus | 393 |
| PCF8578T | LCD row/column driver for dot matirx graphic displays; 40 outputs; of which 24 are programmable; $1^{2} \mathrm{C}$-bus | 409 |
| PCF8578U | LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; $I^{2} \mathrm{C}$-bus | 409 |
| PCF8578V | LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; $I^{2} \mathrm{C}$-bus | 409 |
| PCF8579T | LCD column driver for dot matrix graphic displays; 40 column outputs; $I^{2} \mathrm{C}$-bus | 447 |
| PCF8579U | LCD column driver for dot matrix graphic displays; 40 column outputs; $I^{2} \mathrm{C}$-bus | 447 |
| PCF8579V | LCD column driver for dot matrix graphic displays; 40 column outputs; $I^{2} \mathrm{C}$-bus | 447 |
| PCF8582AP | $256 \times 8$-bit EEPROM; ${ }^{2} \mathrm{C}$-bus; -40 to +85 oC | 481 |
| PCF8582AT | $256 \times 8$-bit EEPROM; $1^{2} \mathrm{C}$-bus; -40 to $+85^{\circ} \mathrm{C}$ | 481 |
| PCF8583P | clock calendar with $256 \times 8$-bit static RAM; ${ }^{2} \mathrm{C}$-bus | 491 |
| PCF8583T | clock calendar with $256 \times 8$-bit static RAM; $1^{2} \mathrm{C}$-bus | 509 |
| PCF8591P | 8 -bit ADC/DAC; ${ }^{2} \mathrm{C}$-bus | 509 |
| PCF8591T | 8 -bit ADC/DAC; ${ }^{2} \mathrm{C}$ - bus | 527 |
| PNA7509P | 7-bit ADC; 22 MHz ; 3-state output | 527 |
| PNA7518P | 8 -bit multiplying DAC; 30 MHz | 53 |


| type | description | page |
| :---: | :---: | :---: |
| SA571F | compandor | 95 |
| SA571N | compandor | 95 95 |
| SA572D | programmable analogue compandor | 103 |
| SA572F | programmable analogue compandor | 103 |
| SA572N | programmable analogue compandor | 103 |
| SA5534N | dual and single low noise operational amplifier | 135 |
| SA5534AD | dual and single low noise operational amplifier | 135 |
| SA5534AN | dual and single low noise operational amplifier | 135 |
| SA602D | double balanced mixer and oscillator | 143 |
| SA602N | double balanced mixer and oscillator | 143 |
| SA602FE | double balanced mixer and oscillator | 143 |
| SA604AD | high performance low-power FM IF system | 149 |
| SA604AN | high performance low-power FM IF system | 149 |
| SA605D | low-power FM IF system | 159 |
| SA605F | low-power FM IF system | 159 |
| SA605N | low-power FM IF system | 159 |
| SA614AD | low-power FM IF system | 169 |
| SA614 AN | low-power FM IF system | 169 |
| SAA 1057 | radio tuning PLL frequency synthesizer (SYMO II) | 545 |
| SAA1064P | 4-digit LED driver; ${ }^{2} \mathrm{C}$-bus | 555 |
| SAA1099 | stereo sound generator for sound effects and music synthesis ( $\mu \mathrm{C}$-controlled) | 565 |
| SAA1300 | tuner switching circuit; $1^{2} \mathrm{C}$-bus | 581 |
| SAA3004P | high performance transmitter ( 455 kHz ) for infrared remote control; up to 448 commands | 581 585 |
| SAA3004T | high performance transmitter ( 455 kHz ) for infrared remote control; up to 448 commands | 585 585 |
| SAA3006P | high performance transmitter (RC-5) for infrared remote control; up to 2048 commands | 585 595 |
| SAA3007P | high performance transmitter ( 455 kHz ) for infrared remote control; up to 1280 commands; low voltage | 609 |
| SAA3007T | high performance transmitter ( 455 kHz ) for infrared remote control; up to 1280 commands; low voltage | 609 609 |
| SAA3008P | high performance transmitter ( 38 kHz ) for infrared remote control; low voltage | 609 623 |
| SAA3008T | high performance transmitter $(38 \mathrm{kHz})$ for infrared remote control; low voltage | 623 |
| SAA3009P | infrared remote control decoder; decodes 64 commands (RECS80/RC-5); up to 32 subaddresses; high current output capability for direct LED drive | 623 637 |
| SAA3010P | high performance transmitter (RC-5) for infrared remote control; low voltage | 647 |
| SAA3010T | high performance transmitter (RC-5) for infrared remote control; low voltage | 647 647 |
| SAA3028 | high performance transcoder (RC-5) for infrared remote control; $\mathrm{I}^{2} \mathrm{C}$-bus | 647 663 |
| SAA3049P | infrared remote control decoder, low current version of SAA3009 | 663 637 |


| type | description | page |
| :---: | :---: | :---: |
| SAA3049T | infrared remote control decoder, low current |  |
|  | version of SAA3009 | 637 |
| SAA7210 | decoder for Compact Disc (second generation) | 671 |
| SAA722P | digital filter and interpolator for Compact Disc | 693 |
|  | (second generation) | 715 |
| SAA7274P | audio digital input circuit (ADIC) | 715 |
| SAA7274T | audio digital input circuit (ADIC) | 715 |
| SAA7310P | decoder for Compact Disc (third generation) | 727 |
| SAA7310GP | decoder for Compact Disc (third generation) | 727 |
| SAA7320GP | stereo DAC for Compact Disc | 757 |
| SAD7630P | CCD delay line for error correction in video and sound carrier timebases (laservision players) | 777 |
| SAF1032P | receiver/decoder for infrared remote control | 787 |
| SAF 1039P | transmitter for infrared remote control | 787 |
| SE5410F | 10-bit high-speed multiplying DAC | 119 |
| SE5532FE | internally-compensated dual low noise operational amplifier | 129 |
| SE5532AFE | internally-compensated dual low noise operational amplifier | 129 |
| SE5534N | dual and single low noise operational amplifier | 135 |
| SE5534AN | dual and single low noise operational amplifier | 135 |
| SE5534FE | dual and single low noise operational amplifier | 135 |
| SE5534AFE | dual and single low noise operational amplifier | 35 |
| TDA1001B | interference and noise suppression circuit for FM receivers | 801 |
| TDA1001BT | interference and noise suppression circuit for FM receivers | 801 |
| TDA1010A | 6 W audio power amplifier for in-car applications/ 10 W audio power amplifier for mains-fed applications | 811 |
| TDA1011 | 2 to 6 W audio power amplifier with preamplifier | 829 |
| TDA1013B | 4 W audio power amplifier with DC volume control | 841 |
| TDA1015 | 1 to 4 W audio power amplifier with preamplifier | 849 |
| TDA1015T | 0.5 W audio power amplifier with preamplifier | 859 |
| TDA1016 | 2 W recording/playback audio power amplifier with preamplifier, automatic level control, short circuit and thermal protection | 865 |
| TDA1020 | 12 W audio power amplifier with preamplifier for car radios | 871 |
| TDA1029 | signal-sources switch ( $4 \times$ two channels) | 877 |
| TDA1059B | motor speed regulator with thermal shut-down; <br> multiplication coefficient $=9$; drop-out voltage $=1.8 \mathrm{~V}$ | 891 |
| TDA1072A | AM receiver circuit for hi-fi and car radios | 897 |
| TDA1072AT | AM receiver circuit for hi-fi and car radios | 913 |
| TDA1074A | dual tandem electronic potentiometer circuit | 931 |
| TDA1510 | 24 W BTL or $2 \times 12 \mathrm{~W}$ stereo car radio power amplifier | 941 |
| TDA1510A | 24 W BTL or $2 \times 12 \mathrm{~W}$ stereo car radio power amplifier | 941 |
| TDA1512 | 12 to 20 W hi-fi audio power amplifier | 983 |
| TDA1512Q | 12 to 20 W hi-fi audio power amplifier | 983 |
| TDA1514A | 50 W hi-fi power amplifier for digital audio (e.g. Compact Disc) | 989 |
| TDA1515B | 24 W or $2 \times 12 \mathrm{~W}$ stereo car radio power amplifier | 997 |
| TDA1516Q | 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power amplifier; closed loop voltage gain 26 dB | 1003 |
| TDA1517 | $2 \times 6 \mathrm{~W}$ stereo car radio audio power amplifier ( 20 dB gain) | 1011 |


| type | description | page |
| :---: | :---: | :---: |
| TDA15180 | 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power amplifier; closed loop voltage gain 46 dB | 1019 |
| TDA1519 | $2 \times 6 \mathrm{~W}$ stereo car radio audio power amplifier ( 40 dB gain) | 1027 |
| TDA1519A | 22 W BTL or $2 \times 11 \mathrm{~W}$ stereo car radio power amplifier | 1035 |
| TDA1519B | 12 W BTL or $2 \times 6 \mathrm{~W}$ stereo car radio power amplifier | 1045 |
| TDA1520B | 20 W hi-fi audio power amplifier; complete SOAR protection | 1055 |
| TDA1520BQ | 20 W hi-fi audio power amplifier; complete SOAR protection | 1055 |
| TDA1521 | $2 \times 12 \mathrm{~W}$ hi-fi stereo audio power amplifier | 1061 |
| TDA1521A | $2 \times 6 \mathrm{~W}$ hi-fi stereo audio power amplifier | 1061 |
| TDA15210 | $2 \times 12 \mathrm{~W}$ hi-fi stereo audio power amplifier | 1071 |
| TDA1522 | stereo playback amplifier/equalizer with mute switch | 1061 |
| TDA1524A | stereo tone/volume control circuit | 1081 |
| TDA1525 | stereo tone/volume control circuit | 1091 |
| TDA1534 | 14-bit ADC | 1103 |
| TDA1535 | high-speed sample-and-hold amplifier | 1117 |
| TDA1541A | dual 16-bit DAC | 1125 |
| TDA1542 | active element for post filtering (dual channel) | 1129 |
| TDA1543 | dual 16-bit economy DAC ( $1^{2}$ S-bus format) | 1137 |
| TDA1572 | AM receiver circuit for stereo hi-fi and car radios | 1145 |
| TDA1572T | AM receiver circuit for stereo hi-fi and car radios | 1153 |
| TDA1574 | integrated FM tuner for radio receivers | 1171 |
| TDA1574T | integrated FM tuner for radio receivers | 1187 |
| TDA1576 | FM/IF amplifier and detector | 195 |
| TDA1578A | time multiplex PLL stereo decosit | 1205 |
| TDA1579 | traffic warning decoder circuit (AM carriers) : ARI system | 1217 |
| TDA1579T | traffic warning decoder circuit (AM carriers); ARI system | 1231 |
| TDA1589 | traffic control message and warning tone circuit; ARI system | 1231 |
| TDA1596 | FM/IF amplifier and detector | 1241 |
| TDA1596T | FM/IF amplifier and detector | 1249 |
| TDA1598 | time multiplex PLL stereo decoder for hi-fi and car radios | 1267 |
| TDA1600 | multi-function oscillator switch for audio cassette recorders | 1285 |
| TDA2611A | 5 W audio power amplifier | 1293 |
| TDA2613 | 6 W hi-fi audio power amplifier | 305 |
| TDA3047P | high performance receiver for infrared remote control; positive output voltage | 1315 1323 |
| TDA3047T | high performance receiver for infrared remote control; positive output voltage | 1323 1323 |
| TDA3048P | high performance receiver for infrared remote control; negative output voltage | 1323 1329 |
| TDA3048T | high performance receiver for infrared remote control; negative output voltage | 1329 1329 |
| TDA3810 | spatial, stereo and pseudo-stereo sound circuit | 1335 |
| TDA5040T | DC motor drive circuit with magnetic-field detector | 1339 |
| TDA5708 | photo diode signal processor for Compact Disc single-spot read-out systems | 1339 1347 |
| TDA5709 | radial error signal processor for Compact Disc | 1347 |
| TDA7000 | FM radio circuit; mono (in plastic DIL18) | 1367 |
| TDA7010T | FM radio circuit; mono (in SO16 plastic mini-pack) | 1381 |
| TDA7021T | FM radio circuit; stereo/mono; for low voltage micro tuning system (MTS) | 1389 1397 |


| type | description | page |
| :---: | :---: | :---: |
| TDA7030T | low voltage micro tuning system (MTS) | 1407 |
| TDA7040T | PLL stereo decoder; low voltage | 1415 |
| TDA7050 | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; low voltage | 1423 |
| TDA7050T | 150 mW BTL or $2 \times 75 \mathrm{~mW}$ stereo audio power amplifier; low voltage | 1427 |
| TDA7052 | 1 W BTL mono audio amplifier for portable applications | 1431 |
| TDA7053 | $2 \times 1 \mathrm{~W}$ BTL stereo audio power amplifier for portable applications | 1437 |
| TDA8420 | hi-fi stereo audio processor; $1^{2} \mathrm{C}$-bus | 1445 |
| TDA8421 | hi-fi stereo audio processor; $1^{2} \mathrm{C}$-bus | 1467 |
| TDA8425 | hi-fi stereo audio processor; $1^{2} \mathrm{C}$-bus | 1489 |
| TDA8444 | octuple 6-bit DAC; ${ }^{2} \mathrm{C}$-bus | 1511 |
| TDA8808AT | photo diode signal processor for Compact Disc | 1519 |
| TDA8808T | photo diode signal processor for Compact Disc | 1539 |
| TDA8808 | transfer functions | 1559 |
| TDA8809T | radial error signal processor for Compact Disc | 1571 |
| TDA8809 | transfer functions | 1583 |
| TDB1080 | IF limiting amplifier, FM detector and audio amplifier | 1583 |
| TDB1080T | IF limiting amplifier, FM detector and audio amplifier | 1589 |
| TDD1601 | equalizer for audio cassette recorders | 1589 |
| TDD1742T | low power frequency synthesizer (LOPSY) | 1605 |
| TEA0651 | Dolby B \& C noise reduction circuit | 1627 |
| TEA0652 | Dolby $B$ \& $C$ noise reduction circuit | 1645 |
| TEA0653T | stereo or 2-channel Dolby B noise reduction circuit | 1645 |
| TEA0654 | preamplifier and electronic switch for Dolby B \& C noise reduction circuits | 1627 |
| TEA0657 | dual Dolby $B$ noise reduction circuit | 1651 |
| TEA0665 | Dolby B \& C processor with preamplifier and electronic switch | 1659 |
| TEA0665T | Dolby B \& C processor with preamplifier and electronic switch | 1659 |
| TEA0666 | Dolby B \& C processor with preamplifier and electronic switch; changed frequency response in relation to TEA0665 | 1669 |
| TEA0666T | Dolby B \& C processor with preamplifier and electronic switch; changed frequency response in relation to TEA0665 | 1669 |
| TEA0670T | Dolby B \& C processor with preamplifier and electronic switch; low voltage | 1679 |
| TEA5551T | single-chip AM radio circuit, plus dual AF amplifier, for pocket receivers with headphones | 1685 |
| TEA5570 | AM/FM radio receiver circuit | 1697 |
| TEA5580 | PLL stereo decoder for medium-fi and car radios | 1711 |
| TEA5581 | PLL stereo decoder with source selector switch for medium-fi and car radios | 1721 |
| TEA5581T | PLL stereo decoder with source selector switch for medium- fi and car radios | 1721 |
| TEA5591 | AM/FM radio receiver circuit | 1733 |


| type | description | page |
| :--- | :--- | :---: |
| TEA6100 | FM/IF system and microcomputer-based tuning <br> interface; $I^{2}$ C-bus |  |
| TEA6200 | AM upconversion radio receiver; 10.7 MHz IF |  |
| TEA6300 | car radio preamplifier and source selector with | 1751 |
|  | sound and fader controls; $I^{2} \mathrm{C}$-bus | 1775 |
| TEA6300T | car radio preamplifier and source selector with | 1787 |
|  | sound and fader controls; $I^{2} \mathrm{C}$-bus | 1787 |
| TEA6310T | sound fader control circuit; $I^{2}$ C-bus | 1803 |
| TSA6057 | radio tuning PLL frequency synthesizer; $I^{2} \mathrm{C}$-bus | 1821 |
| TSA6057T | radio tuning PLL frequency synthesizer; $I^{2} \mathrm{C}$-bus | 1821 |
| $\mu A 758 N$ | FM stereo multiplex decoder; PLL | 1831 |

## MAINTENANCE TYPE LIST

The types listed below are not included in this handbook. Detailed information will be supplied on request.

SAA1056P PLL frequency synthesizer SAA3027
TCA730A
TCA740A
TDA1011A
TDA1506
TDA1508
TDA1533
TDA7020T
infrared remote control transmitter (RC-5)
DC volume and balance stereo control circuit
DC treble and bass stereo control circuit
2 to 6 W audio power amplifier
motor regulator and function controller for car cassette systems
auto-reverse car radio cassette deck steering circuit
PLL motor speed control circuit for hi-fi applications
low voltage FM stereo radio circuit
successor type: SAA 1057
successor type: SAA3006
successor type: TDA1011
successor type: TDA7021T

## GENERAL

Product status defenition for type numbers with prefixes CA, MC, NE, SA, SE and $\mu A$

Ordering Information for type numbers with prefixes CA, MC, NE, SA, SE and $\mu A$

Type designation for type numbers with preflxes HEF, MAB, MAF, OM, PCA, PCB, PCF, PNA, SAA, SAD, SAF, TDA, TDB, TDD, TEA and TSA

Rating systems
Handling MOS devices

| DEFINITIONS |  |  |
| :---: | :---: | :---: |
| Data Sheet identification | Product Status | Definition |
| Objective Specification | Formative or In Design | This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. |
| Prellminary Specification | Preproduction Product | This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the night to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Signetics' Linear integrated circuit products may be ordered by contacting either the local Signetics sales office, Signetics representatives and/or Signetics authorized distributors. A complete listing is located in the back of this manual.
Minimum Factory Order:
Commercial Product:
$\$ 1000$ per order
$\$ 250$ per line item per order
Military Product:
$\$ 250$ per line item per order
Table 1 provides part number information concerning Signetics originated products.
Table 2 is a cross reference of both the old and new package suffixes for all presently existing types, while Tables 3 and 4 provide appropriate explanations on the various prefixes employed in the part number descriptions.
As noted in Table 3, Signetics defines device operating temperature range by the appropriate prefix. It should be noted, however, that an SE prefix $\left(-55^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$ ) indicates only the operating temperature range of a device and not its military qualification status. The military qualification status of any Linear product can be determined by either looking in the Military Data Manual and/ or contacting your local sales office.

Tabie 1. Part Number Description

| PART NUMBER | CROSS REF <br> PART NO. | PRODUCT <br> FANILY | PRODUCT <br> DESCRIPTION |
| :--- | :--- | :--- | :--- |

Table 2. Package Descriptions

| OLD | NEW | $\begin{array}{c}\text { PACKAGE } \\ \text { DESCRIPTION }\end{array}$ |
| :--- | :--- | :--- |
| A, AA | N | $\begin{array}{l}\text { 14-lead plastic DIP } \\ \text { 14-lead plastic DIP } \\ \text { (selected analog }\end{array}$ |
| Broducts only) |  |  |$\}$

Tabie 3. Signetics Prefix and
Device Temperature

| PREFIX | DEVICE TEMPERATURE <br> RANGE |
| :--- | :--- |
| NE | 0 to $+70^{\circ} \mathrm{C}$ |
| SE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| SA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Table 4. Industry Standard Prefix

| PREFIX | DEVICE FAMILY |
| :--- | :---: |
| ADC | Linear Industry Standard |
| AM | Linear Industry Standard |
| CA | Linear Industry Standard |
| DAC | Linear Industry Standard |
| ICM | Linear Industry Standard |
| LF | Linear Industry Standard |
| LM | Linear Industry Standard |
| MC | Linear Industry Standard |
| NE | Linear Industry Standard |
| SA | Linear Industry Standard |
| SE | Linear Industry Standard |
| SG | Linear Industry Standard |
| MA | Linear Industry Standard |
| UC | Linear Industry Standard |

## PRO ELECTRON TYPE DESIGNATION CODE FOR INTEGRATED CIRCUITS

This type nomenclature applies to semiconductor monolithic, semiconductor multi-chip, thin-film, thick-film and hybrid integrated circuits.
A basic number consists of:
THREE LETTERS FOLLOWED BY A SERIAL NUMBER
FIRST AND SECOND LETTER

1. DIGITAL FAMILY CIRCUITS

The FIRST TWO LETTERS identify the FAMILY (see note 1).
2. SOLITARY CIRCUITS

The FIRST LETTER divides the solitary circuits into:
S: Solitary digital circuits
T: Analogue circuits
$U$ : Mixed analogue/digital circuits
The SECOND LETTER is a serial letter without any further significance except ' H ' which stands for hybrid circuits.
3. MICROPROCESSORS

The FIRST TWO LETTERS identify microprocessors and correlated circuits as follows:
MA : $: \begin{aligned} & \text { Microcomputer } \\ & \text { Central processing unit }\end{aligned}$
MB : Slice processor (see note 2)
MD : Correlated memories
ME : Other correlated circuits (interface, clock, peripheral controller, etc.)
4. CHARGE-TRANSFER DEVICES AND SWITCHED CAPACITORS

The FIRST TWO LETTERS identify the following:
NH: Hybrid circuits
NL : Logic circuits
NM : Memories
NS : Analogue signal processing, using switched capacitors
NT : Analogue signal processing, using CTDs
NX : Imaging devices
NY: Other correlated circuits

## Notes

1. A logic family is an assembly of digital circuits designed to be interconnected and defined by its basic electrical characteristics (such as: supply voltage, power consumption, propagation delay, noise immunity).
2. By 'slice processor' is meant: a functional slice of microprocessor.

## THIRD LETTER

It indicates the operating ambient temperature range.
The letters $A$ to $G$ give information about the temperature:
A : temperature range not specified
B : 0 to $+70^{\circ} \mathrm{C}$
C : -55 to $+125^{\circ} \mathrm{C}$
D : -25 to $+70^{\circ} \mathrm{C}$
E : -25 to $+85^{\circ} \mathrm{C}$
F : -40 to $+85^{\circ} \mathrm{C}$
G : -55 to $+85^{\circ} \mathrm{C}$
If a circuit is published for another temperature range, the letter indicating a narrower temperature range may be used or the letter ' $A$ '.
Example: the range 0 to $+75^{\circ} \mathrm{C}$ can be indicated by ' B ' or ' A '.

## SERIAL NUMBER

This may be either a 4-digit number assigned by Pro Electron, or the serial number (which may be a combination of figures and letters) of an existing company type designation of the manufacturer.

To the basic type number may be added:

## A VERSION LETTER

Indicates a minor variant of the basic type or the package. Except for ' $Z$ ', which means customized wiring, the letter has no fixed meaning. The following letters are recommended for package variants:

C : for cylindrical
D : for ceramic DIL
F : for flat pack
L : for chip on tape
$P$ : for plastic DIL
Q : for QIL
$T$ : for miniature plastic (mini-pack)
$U$ : for uncased chip
Alternatively a TWO LETTER SUFFIX may be used instead of a single package version letter, if the manufacturer (sponsor) wishes to give more information.
FIRST LETTER: General shape
C : Cylindrical
D: Dual-in-line (DIL)
E : Power DIL (with external heatsink)
F: Flat (leads on 2 sides)
G : Flat (leads on 4 sides)
K : Diamond (TO-3 family)
M : Multiple-in-line (except Dual-, Triple-, Quadruple-in-line)
Q : Quadruple-in-line (Q|L)
R : Power QIL (with external heatsink)
S : Single-in-line
T : Triple-in-line
A hyphen precedes the suffix to avoid confusion with a version letter.

## RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

## DEFINITIONS OF TERMS USED

Electronic device. An electronic tube or valve, transistor or other semiconductor device.
Note
This definition excludes inductors, capacitors, resistors and similar components.
Characteristic. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

Bogey electronic device. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.
Note
Limiting conditions may be either maxima or minima.
Rating system. The set of principles upon which ratings are established and which determine their interpretation.
Note
The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

## ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.
These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.
The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

## DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.
These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

## DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.
These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

## HANDLING MOS DEVICES

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

## Caution

Testing or handling and mounting call for special attention to personal safety. Personnel handling MOS devices should normally be connected to ground via a resistor.

## Storage and transport

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or special IC carrier that either short-circuits all leads or insulates them from external contact.

## Testing or handling

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord or chain. Connect all testing and handling equipment to the same surface.
Signals should not be applied to the inputs, while the device power supply is off. All unused input leads should be connected to either the supply voltage or ground.

## Mounting

Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printedcircuit board the person mounting the circuits should touch the board before bringing MOS circuits into contact with it.

## Soldering

Soldering iron tips, including those of low-voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

## Static charges

Dress personnel in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted on the board proper handling precautions should still be observed. Until the sub-assemblies are inserted into a complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape be put on the circuit board terminals.

## Transient voltages

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

## Voltage surges

Beware of voltage surges due to switching electrical equipment on or off, relays and d.c. lines.

## CA3089 FM IF System

## Product Specification

## DESCRIPTION

CA3089 is a monolithic integrated circuit that provides all the functions of a comprehensive FM IF system. The block diagram shows the CA3089 features which include a three-stage FM IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.
The circuit design of the IF system includes desirable features such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8 V to +18 V .

The CA3089 is ideal for high-fidelity operation. Distortion in a CA3089 FM IF system is primarily a function of the phase linearity characteristic of the outboard detector coil.

The CA3089 utilizes a 16 -lead dual-inline plastic package and can operate over the ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FEATURES

- Exceptional limiting sensitivity: $10 \mu \mathrm{~V}$ typ. at -3dB point
- Low distortion: 0.1\% typ. (with double-tuned coil)
- Single-coil tuning capability
- High recovered audio: 400 mV typ.
- Provides specific signal for control of interchannel muting (squeich)
- Provides specific signal for direct drive of a tuning meter
- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply/voltage regulators


## PIN CONFIGURATION



## APPLICATIONS

- High-fidelity FM receivers
- Automotive FM recelvers
- Communications FM receivers


## BLOCK DIAGRAM



[^0]
## FM IF System



TC13141s

```
NOTES: All resistance values are typical and in ohms.
2. All capacitance values are in picofarads.
```


## FM IF System

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CA3089N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{C C}$ | DC supply voltage: <br> between terminals 11 and 4 <br> between terminals 11 and 14 | 18 <br> 18 | V <br> V |
|  | DC current (out of Terminal 15) | 2 | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Device dissipation: <br> up to $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ <br> above $\mathrm{T}_{\mathrm{A}}=60^{\circ} \mathrm{C}$ | 600 <br> derate linearly <br> 6.7 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature <br> (10sec max) | +300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}^{+}=12 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Static (DC) Characteristics |  |  |  |  |  |  |
| $\mathrm{I}_{11}$ | Quiescent circuit current | No signal input, non-muted | 16 | 23 | 30 | mA |
| DC Voitages ${ }^{4}$ |  |  |  |  |  |  |
| $V_{1}$ | Terminal 1 ( 1 F input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| $\begin{aligned} & V_{2} \\ & V_{3} \end{aligned}$ | Terminal 2 (AC return to input) Terminal 3 (DC bias to input) | No signal input, non-muted No signal input, non-muted | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\begin{aligned} & V_{6} \\ & V_{7} \\ & V_{10} \end{aligned}$ | Terminal 6 (audio output) <br> Terminal 7 (AFC) <br> Terminal 10 (DC reference) | No signal input, non-muted No signal input, non-muted No signal input, non-muted | $\begin{aligned} & 5.0 \\ & 5.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.6 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |
| Dynamic Characteristics |  |  |  |  |  |  |
| $\mathrm{V}_{\text {(LIM) }}$ | Input limiting voltage ( -3 dB point) ${ }^{3}$ |  |  | 10 | 25 | $\mu \mathrm{V}$ |
|  | AMR AM rejection (Terminal 6) ${ }^{4}$ | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V}, \mathrm{fo}_{\mathrm{O}}=10.7 \mathrm{MHz}, \\ f_{M O D}=400 \mathrm{~Hz}, \text { AM } \operatorname{Mod}=30 \% \end{gathered}$ | 45 | 55 |  | dB |
| $\mathrm{V}_{0}$ | Recovered audio voltage (Terminal 6) ${ }^{3}$ |  | 400 | 500 | 600 | mV |
| $\begin{aligned} & \text { THD } \\ & \text { THD } \end{aligned}$ | Total harmonic distortion: ${ }^{1}$ Single tuned (Terminal 6) ${ }^{3}$ Double tuned (Terminal 6) ${ }^{4}$ | $\mathrm{f}_{\mathrm{MOD}}=400 \mathrm{~Hz}, \mathrm{~V}_{1 \mathrm{~N}}=0.1$ |  | $\begin{aligned} & 0.5 \\ & 0.1 \end{aligned}$ | 1.0 | $\begin{aligned} & \% \\ & \% \\ & \end{aligned}$ |
| $\begin{aligned} & S+N / N \\ & M U_{I N} \end{aligned}$ | Signal plus noise-to-noise ratio (Terminal 6) ${ }^{3}$ Mute input (Terminal 5) | $\begin{gathered} \text { Deviation }= \pm 75 \mathrm{kHz}, \quad \mathrm{~V}_{\mathrm{IN}}=0.1 \mathrm{~V} \\ V_{5}=2.5 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 70 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| MUOUT | Mute output (Terminal 12) | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=50 \mu \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{gathered}$ | 4.0 |  | 0.5 | $\begin{aligned} & \mathrm{v} \\ & \mathrm{v} \end{aligned}$ |
| MTR | Meter output (Terminal 13) | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}=0.1 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=500 \mu \mathrm{~V} \\ \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & 2.5 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 1.5 \end{aligned}$ | 0.7 | v v v |
| AGC | Delay AGC (Terminal 15) | $\begin{aligned} & V_{\text {IN }}=0.01 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN }}=10 \mu \mathrm{~V} \\ & \hline \end{aligned}$ | 4.0 | 5.0 | 0.5 | $\begin{aligned} & v \\ & v \end{aligned}$ |
| THD | Double tuned (Terminal 6) ${ }^{4}$ | $\begin{gathered} \mathrm{f}_{\text {MOD }}=400 \mathrm{~Hz} \\ \mathrm{~V}_{\text {IN }}=0.1 \end{gathered}$ |  | 0.1 |  | \% |

## NOTES

1. THD characteristics and audio level are essentially a function of the phase and Q characteristics of the network connected between Terminals 8 , 9 , and 10.
2. Test circuit Figure 1.
3. Test circuit Figure 2.
4. Test circuit Figures 1 and 2.

## FM IF System

## TEST CIRCUITS



## NOTES:

1. L tunes with $100 \mathrm{pF}(\mathrm{C})$ at 10.7 MHz .
2. All resistor values are typical and in ohms.
3. $Q_{0}($ unloaded $) \simeq 75$ (G.I. automatic mfg. div. EX27825 or equivalent).

Figure 1. Test Circuit Using a Singie-Tuned Detector Coil


NOTES:
All resistor values are typical and in ohms.
T: Pri $-\mathrm{Q}_{\mathrm{O}}$ (unloaded) $\simeq 75$ (tunes with $100 \mathrm{pF}(\mathrm{C} 1) 20 \dagger$ of 34 e on 7/32' dia form) Sec. $-Q$ (unloaded) $\simeq 75$ (tunes with 100 pF (C2) $20 \dagger$ of 34 e on $7 / 32^{\prime}$ dia. form)
kQ (percent of critical coupling) $>70 \%$
(Adjusted for coil voltage $\mathrm{V}_{\mathrm{C}}=150 \mathrm{mV}$ )
Above values permit proper operation of mute (squelch) circuit ' $E$ ' type slugs,
spacing 4 mm
pacing 4 mm
Figure 2. Test Circuit Using a Double-Tuned Detector Colf

TEST CIRCUITS


## NOTES:

All resistor values are typical and in ohms.

1. Waller 4SN3FIC or equivalent.
2. Wailer 2. Murate SFG 10.7 mA or equivalent.
3. $\mathrm{R}_{\mathrm{S}}$ will affect stability depending on circuit layout. To increase stability $\mathrm{R}_{\mathrm{S}}$ is decreased.

Range of $R_{S}$ is 330 to $50 \Omega, R_{1}+R_{S} \leqslant 330 \Omega$.
4. L tunes with $100 \mathrm{pF}(\mathrm{C})$ at $10.7 \mathrm{MHz} \mathrm{Q}_{\mathrm{O}}$ unloaded $\simeq 75$ (G.I. EX27825 or equivalent).

Performance data at $\mathrm{f}_{\mathrm{O}}=98 \mathrm{MHz}, \mathrm{f}_{\mathrm{MOD}}=400 \mathrm{~Hz}$, deviation $= \pm 74 \mathrm{kHz}$

## $\pm 74 \mathrm{kHz}$.

-3 dB limiting sensitivity
20 dB quieting sensitivity
30 dB quieting sensitivity
$2 \mu \mathrm{~V}$ (antenna level)
$1 \mu \mathrm{~V}$ (antenna level)
$1.5 \mu \mathrm{~V}$ (antenna level)

Figure 3. Typical FM Tuner With a Single-Tuned Detector Coll

## SYSTEM DESIGN

## CONSIDERATIONS

The CA3089 is a very high gain device and therefore careful consideration must be given to the layout of external components to minimize feedback. The input bypass capacitors should be located close to the input terminals and the values should not be large
nor should the capacitors be of the type which might introduce inductive reactance to the circuit. An example of good bypass capacitors would be ceramic disc with values in the range of 0.01 to $0.05 \mu \mathrm{~F}$.
The input impedance of the CA3089 is approximately $10,000 \Omega$. It is not recommended.
to match this impedance. The value of the input termination resistor should be as low as possible without degrading system operation. The lower the value of this resistor the greater the system stability. An input terminating resistor between $50 \Omega$ and $100 \Omega$ is recommended.

TYPICAL PERFORMANCE CHARACTERISTICS


AFC Characteristics
(Current at Terminal 7 as a function of change in frequency.)


## FREQUENCY SYNTHESIZER

The HEF4750V frequency synthesizer is one of a pair of LOCMOS devices, primarily intended for use in high-performance frequency synthesizers, e.g. in all communication, instrumentation, television and broadcast applications. A combination of analogue and digital techniques results in an integrated circuit that enables high performance. The complementary device is the universal divider type HEF4751V.

Together with a standard prescaler, the two LOCMOS integrated circuits offer low-cost single loop synthesizers with full professional performance. Salient features offered (in combination with HEF4751V) are:

- Wide choice of reference frequency using a single crystal.
- High-performance phase comparator - low phase noise - low spurii.
- System operation to $>1 \mathrm{GHz}$.
- Typical 15 MHz input at 10 V .
- Flexible programming:
frequency offsets
ROM compatible
fractional channel capability.
- Programme range $61 / 2$ decades, including up to 3 decades of prescaler control.
- Division range extension by cascading.
- Built-in phase modulator.
- Fast lock feature.
- Out-of-lock indication.
- Low power dissipation and high noise immunity.


## APPLICATION INFORMATION

Some examples of applications for the HEF4750V in combination with the HEF4751V are:

- VHF/UHF mobile radios.
- HF s.s.b. transceivers.
- Airborne and marine communications and navaids.
- Broadcast transmitters.
- High quality radio and television receivers.
- High performance citizens band equipment.
- Signal generators.


## SUPPLY VOLTAGE

| rating | recommended <br> operating |
| :--- | :---: |
| $-0,5$ to +15 | 9,5 to $10,5 \mathrm{~V}$ |



PINNING

R
V STB
TCA
TCB
TCC
TRA
$\mathrm{PC}_{1}$
$\mathrm{PC}_{2}$ MOD
OL
OSC
XTAL $A_{0}$ to $A_{g}$
$\mathrm{NS}_{0}, \mathrm{NS}_{1}$ OUT
phase comparator input, reference phase comparator input strobe input
timing capacitor $\mathrm{C}_{\mathrm{A}}$ pin timing capacitor $C_{B}$ pin timing capacitor $C_{C}$ pin biasing pin (resistor $\mathrm{R}_{\mathrm{A}}$ ) analogue phase comparator output digital phase comparator output phase modulation input out-of-lock indication reference oscillator/buffer input reference oscillator/buffer output programming inputs/programmable divider
programming inputs, prescaler reference divider output

Fig. 1 Pinning diagram.
HEF4750VD: 28-lead DIL; ceramic (cerdip) (SOT135A).

N.B. $\mathrm{PC}_{1}=$ analogue output; $\mathrm{PC}_{2}=3$-state output.

## FUNCTIONAL DESCRIPTION

## Phase comparator 1

Phase comparator 1 (PC1) is built around a SAMPLE and HOLD circuit. A negative-going transition at the V -input causes the hold capacitor $\left(\mathrm{C}_{\mathrm{A}}\right)$ to be discharged and after a specified delay, caused by the Phase Modulator by means of an internal $\mathrm{V}^{\prime}$ pulse, it produces a positive-going ramp. A negative-going transition at the R -input terminates the ramp. Capacitor $\mathrm{C}_{\mathrm{A}}$ holds the voltage that the ramp has attained. Via an internal sampling switch this voltage is transferred to $C_{C}$ and in turn buffered and made available at output $\mathrm{PC}_{1}$.
If the ramp terminates before an R-input is present, an internal end of ramp (EOR) signal is produced. These actions are illustrated in Fig. 3.


Fig. 3 Waveforms associated with PC1.

The resultant phase characteristic is shown in Fig. 4.


Fig. 4 Phase characteristic of $\mathrm{PC}_{1}$.
PC1 is designed to have a high gain, typically $3200 \mathrm{~V} /$ cycle (at $12,5 \mathrm{kHz}$ ). This enables a low noise performance.

## Phase comparator 2

Phase comparator 2 (PC2) has a wide range, which enables faster lock times to be achieved than otherwise would be possible. It has a linear $\pm 360^{\circ}$ phase range, which corresponds to a gain of typically $5 \mathrm{~V} /$ cycle. This digital phase comparator has three stable states:

- reset state,
- $\mathrm{V}^{\prime}$ leads R state,
- R leads $\mathrm{V}^{\prime}$ state.

Conversion from one state to another takes place according to the state diagram of Fig. 5.


Fig. 5 State diagram of PC2.
Output $\mathrm{PC}_{2}$ produces positive or negative-going pulses with variable width; they depend on the phase relationship of $R$ and $V^{\prime}$. The average output voltage is a linear function of the phase difference. Output $\mathrm{PC}_{2}$ remains in the high impedance OFF-state in the region in which PC1 operates. The resultant phase characteristic is shown in Fig. 6.

## FUNCTIONAL DESCRIPTION (continued)



Fig. 6 Phase characteristic of $\mathrm{PC}_{2}$.

## Strobe function

The strobe function is intended for applications requiring extremely fast lock times. In normal operation the additional strobe input (STB) can be connected to the $V$-input and the circuit will function as described in the previous sections.
In single, phase-locked-loop type frequency synthesizers, the comparison frequency generally used is either the nominal channel spacing or a sub-multiple. PC2 runs at the higher frequency (a higher reference frequency must also be used), whilst strobing takes place on the lower frequency, thereby obtaining a decrease in lock time. In a system using the Universal Divider HEF4751V, the output OFS cycles on the lower frequency, the output OFF cycles on the higher frequency.

## Out-of-lock function

There are a number of situations in which the system goes from the locked to the out-of-lock state (OL goes HIGH):

1. When $V^{\prime}$. leads $R$, however out of the range of PC1.
2. When $R$ leads $V^{\prime}$.
3. When an $R$-pulse is missing.
4. When a $V$-pulse is missing.
5. When two successive STB-commands occur, the first without corresponding $V$-signal.

## Phase modulator

The phase modulator only uses one external capacitor, $\mathrm{C}_{\mathrm{B}}$ at pin TCB. A negative-going transition at the $V$-input causes $C_{B}$ to produce a positive-going linear ramp. When the ramp has reached a value almost equal to the modulation input voltage (at MOD), the ramp terminates, $C_{B}$ discharges and a start signal to the $C_{A}$-ramp at TCA is produced. A linear phase modulation is reached in this way. If no modulation is required, the MOD-input must be connected to a fixed voltage of a certain positive value up to $V_{D D}$. Care must be taken that the $\mathrm{V}^{\prime}$ pulse is never smaller than the minimum value to ensure that the external capacitor of PC1 ( $C_{A}$ ) can be discharged during that time. Since the $V^{\prime}$ pulse width is directly related to the TCB ramp duration, there is a requirement for the minimum value of this ramp duration.

## Reference oscillator

The reference oscillator normally operates with an external crystal as shown in Fig. 2. The internal circuitry can be used as a buffer amplifier in case an external reference should be required.

## Reference divider

The reference divider consists of a binary divider with a programmable division ratio of 1 to 1024 and a prescaler with selectable division ratios of $1,2,10$ and 100 , according to the following tables:

- Binary divider

| $N\left(A_{0}\right.$ to $\left.A g\right)$ | division ratio |
| :---: | :---: |
| 0 | 1024 |
| $0 \leqslant N \leqslant 1023$ | $N$ |

- Prescaler

| programming word <br> $\left(\mathrm{NS}_{0}, \mathrm{NS}_{1}\right)$ | division ratio |
| :---: | :---: |
| 0 | 1 |
| 1 | 2 |
| 2 | 10 |
| 3 | 100 |

In this way suitable comparison frequencies can be obtained from a range of crystal frequencies. The divider can also be used as a 'stand alone' programmable divider by connecting input TRA to VDD, which causes all internal analogue currents to be switched off.

## Biasing circuitry

The biasing circuitry uses an external current source or resistor, which has to be connected between the TRA and $V_{\text {SS }}$ pins. This circuitry supplies all analogue parts of the circuit. Consequently the analogue properties of the device, such as gain, charge currents, speed, power dissipation, impedance levels etc., are mainly determined by the value of the input current at TRA. The TRA input must be decoupled to $V_{D D}$, as shown in Fig. 7. The value of $C_{D}$ has to be chosen such that the TRA input is 'clean', e.g. 10 nF at $\mathrm{R}_{\mathrm{A}}=68 \mathrm{k} \Omega$.


Fig. 7 Decoupling of input TRA.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage

| $V_{D D}$ | $-0,5$ to +15 V |  |
| :--- | ---: | :--- |
| $V_{1}$ | $-0,5$ to $V_{D D}+0,5 \mathrm{~V}$ |  |
| $\pm 1$ | max. | 10 mA |

D.C. current into any input or output

|  | max. | 500 mW |
| :--- | ---: | ---: |
| $P_{\text {tot }}$ |  |  |
| $P^{\prime}$ | max. | 100 mW |
| $\mathrm{~T}_{\text {stg }}$ |  | -65 to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ |  | -40 to $+85^{\circ} \mathrm{C}$ |

D.C. CHARACTERISTICS at $V_{D D}=10 \mathrm{~V} \pm 5 \%$; voltages are referenced to $V_{S S}=0 \mathrm{~V}$, unless otherwise specified; for definitions see note 1.



## A.C. CHARACTERISTICS

## General note

The dynamic specifications are given for the circuit built-up with external components as given in
Fig. 8, under the following conditions; for definitions see note 1 ; for definitions of times see Fig. 19;
$V_{D D}=10 \mathrm{~V} \pm 5 \% ; T_{a m b}=25^{\circ} \mathrm{C}$; input transition times $\leqslant 20 \mathrm{~ns} ; \mathrm{R}_{\mathrm{A}}=68 \mathrm{k} \Omega \pm 30 \%$ (see also note 4);
$C_{A}=270 \mathrm{pF} ; \mathrm{C}_{\mathrm{B}}=150 \mathrm{pF} ; \mathrm{C}_{\mathrm{C}}=1 \mathrm{nF} ; \mathrm{C}_{\mathrm{D}}=10 \mathrm{nF}$; unless otherwise specified.

|  | symbol | min . | typ. | max. | unit | conditions | notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew rate |  |  |  |  |  |  |  |
| TCA | Stca | - | 52 | - | $\mathrm{V} / \mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{A}}=$ minimum | 12 |
| TCA | Stca | - | 28 | - | $\mathrm{V} / \mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{A}}=$ maximum | 12 |
| TCB | STCB | - | 20 | - | $\mathrm{V} / \mu \mathrm{s}$ | $\mathrm{R}_{A}=$ minimum | 12 |
| TCB | $\mathrm{S}_{\text {TCB }}$ | - | 10 | - | $\mathrm{V} / \mu \mathrm{s}$ | $\mathrm{R}_{\mathrm{A}}=$ maximum | 12 |
| Ramp linearity |  |  |  |  |  |  | 13 |
| TCA | ${ }^{\text {ITCA }}$ |  |  | - | \% |  | 13 |
| TCB | ${ }^{\text {'TCB }}$ |  | 2 | - | \% |  |  |
| Start of TCA-ramp delay | ${ }^{\text {t CBCA }}$ | - | 200 | - | ns |  |  |
| Delay of TCA-hold | $t_{\text {tra }}$ | - | 40 | - | ns |  |  |
| Delay of TCA-discharge | tvca | - | 60 | - | ns |  |  |
| Start of TCB-ramp delay | tVCB | - | 60 | - | ns |  |  |
| TCB-ramp duration | $\mathrm{t}_{\mathrm{r}} \mathrm{CB}$ | - | 250 | - | ns | $V_{\text {MOD }}=4 \mathrm{~V}$ |  |
|  | ${ }_{\text {tr }}$ | - | 350 | - | ns | $V_{\text {MOD }}=6 \mathrm{~V}$ |  |
|  | $\mathrm{trCB}^{\text {r }}$ | - | 450 | - | ns | $V_{\text {MOD }}=8 \mathrm{~V}$ |  |
| Required TCB min. ramp duration | $\mathrm{trCB}^{\text {r }}$ | - | 150 | - | ns |  | 14 |
| Pulse width |  |  |  |  |  |  |  |
| V : LOW | tpWVL | - |  | - | ns |  |  |
| V : HIGH | tPWVH | - |  | - | ns |  |  |
| R : LOW | tPWRL | - | 20 | - | ns |  |  |
| R : HIGH | tPWRH | - | 20 | - | ns |  |  |
| STB : LOW | tPWSL | - |  | - | ns |  |  |
| STB : HIGH | tPWSH | - | 20 | - | ns |  |  |
| Fall time |  |  |  |  |  |  |  |
| TCA | ${ }_{\text {t }}^{\text {f }}$ CA | - |  |  | ns |  |  |
| TCB | ${ }^{\text {tffB }}$ | - |  | - |  |  |  |
| Prescaler input frequency | fPR | - | 30 | - | MHz | all division ratios |  |
| Binary divider frequency | foiv | - | 30 | - | MHz | all division ratios |  |
| Crystal oscillator frequency | fosc | - | 10 | - | MHz |  |  |
| Average power supply current |  |  |  |  |  | locked state |  |
| with speed-up 1: 10 | Ip | - | 3,6 | - | mA |  | 15 16 |
| without speed-up | Ip | - | 3,2 | - | mA |  | 16 |



Fig. 8 Test circuit for measuring a.c. characteristics.

## NOTES

1. Definitions:
$\mathrm{R}_{\mathrm{A}}=$ external biasing resistor between pins TRA and $\mathrm{V}_{\mathrm{SS}} ; 68 \mathrm{k} \Omega \pm 30 \%$.
$\mathrm{C}_{\mathrm{A}}=$ external timing capacitor for time/voltage converter, between pins TCA and $\mathrm{V}_{\mathrm{SS}}$.
$C_{B}=$ external timing capacitor for phase modulator, between pins TCB and $V_{S S}$.
$C_{C}=$ external hold capacitor between pins TCC and $V_{S S}$.
$C_{D}=$ decoupling capacitor between pins TRA and $V_{D D}$.
Logic inputs: $\mathrm{V}, \mathrm{R}, \mathrm{STB}, \mathrm{A}_{0}$ to $\mathrm{Ag}, \mathrm{NS}_{0}, \mathrm{NS}_{1}, \mathrm{OSC}$.
Logic outputs: OL, PC 2, XTAL, OUT.
Analogue signals: TCA, TCB, TCC, TRA, PC ${ }_{1}$, MOD.
2. TRA at $V_{D D}$; TCA, TCB, TCC and MOD at $V_{S S}$; logic inputs at $V_{S S}$ or $V_{D D}$.
3. All logic inputs at $V_{S S}$ or $V_{D D}$.
4. $R_{A}$ connected; its value chosen such that ITRA $=100 \mu \mathrm{~A}$.
5. The analogue switch is in the ON position (see Fig. 9).


Fig. 9 Equivalent circuit for note 5.

## NOTES (continued)

6. The analogue switch is in the ON position (see Fig. 10).


Fig. 10 Equivalent circuit for note 6.
7. This guarantees the d.c. voltage gain, combined with d.c.-offset.

Input condition: $0,3 \mathrm{~V}_{\mathrm{DD}} \leqslant \mathrm{V}_{\mathrm{TCA}} \leqslant 0,7 \mathrm{~V}_{\mathrm{DD}}$.
$\Delta V=V_{T C C}-V_{T C A}$.


Fig. 11 Circuit for note 7.
8.


Fig. 12 Equivalent circuit for $\mathrm{PC}_{1}$ sink current.
9.


Fig. 13 Equivalent circuit for $\mathrm{PC}_{1}$ source current.
10. This guarantees the d.c. voltage gain, combined with d.c.-offset.

Input condition: $0,3 V_{D D} \leqslant V_{T C C} \leqslant 0,7 V_{D D}$.


Fig. 14 Circuit for note 10.
11. Switching level at TCA, generating an EOR-signal, during increasing input voltage.
12.


Fig. 15 Waveform at the output.
13. Definition of the ramp linearity at full swing.


Fig. $16 \Delta V$ is the maximum deviation of the ramp waveform to the straight line, which joins the $30 \% V_{D D}$ and $70 \% V_{D D}$ points.
Linearity $=\frac{\Delta V}{1 / 2 V_{D D}} \times 100 \%$.
14. The external components and modulation input voltage must be chosen such that this requirement will be fulfilled, to ensure that $C_{A}$ is sufficiently discharged during that time.

## NOTES (continued)

15. Circuit connections for power supply current specification, with speed-up $1: 10 . \mathrm{V}$ and R are in the range of PC 1 , such that the output voltage at $\mathrm{PC}_{1}$ is equal to 5 V .
$\mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}$ (external clock)
$\mathrm{f}_{\mathrm{STB}}=12,5 \mathrm{kHz}$
$\mathrm{f}_{\mathrm{V}}=125 \mathrm{kHz}$


Fig. 17 Circuit for note 15.
16. Circuit connections for power supply current specification, without speed-up. $V$ and $R$ are in the range of PC 1 , such that the output voltage at $\mathrm{PC}_{1}$ is equal to 5 V .
$\mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}$ (external clock)
${ }^{\mathrm{f}} \mathrm{STB}=12,5 \mathrm{kHz}$
$\mathrm{f}_{\mathrm{V}}=12,5 \mathrm{kHz}$


Fig. 18 Circuit for note 16.

(1) Forbidden zone in the locked state for the positive edge of $V$ and $R$ and both edges of STB.

Fig. 19 Waveforms showing times in the locked state.

## UNIVERSAL DIVIDER

The HEF4751V is a universal divider (U.D.) intended for use in high performance phase lock loop frequency synthesizer systems. It consists of a chain of counters operating in a programmable feedback mode. Programmable feedback signals are generated for up to three external (fast) $\div 10 / 11$ prescaler.
The system comprising one HEF4751V U.D. together with prescalers is a fully programmable divider with a maximum configuration of: 5 decimal stages, a programmable mode $M$ stage ( $1 \leqslant M \leqslant 16$, nondecimal fraction channel selection), and a mode H stage ( $\mathrm{H}=1$ or 2 , stage for half channel offset). Programming is performed in BCD code in a bit-parallel, digit-serial format.
To accommodate fixed or variable frequency offset, two numbers are applied in parallel, one being subtracted from the other to produce the internal programme.
The decade selection address is generated by an internal programme counter which may run continuously or on demand. Two or more universal dividers can be cascaded, each extra U.D. (in slave mode) adds two decades to the system. The combination retains the full programmability and features of a single U.D. The U.D. provides a fast output signal FF at output OFF, which can have a phase jitter of $\pm 1$ system input period, to allow fast frequency locking. The slow output signal FS at output OFS, which is jitter-free, is used for fine phase control at a lower speed.


Fig. 1 Pinning diagram.

## SUPPLY VOLTAGE

| rating | recommended <br> operating |
| :---: | :---: |
| $-0,5$ to +18 | 4,5 to $12,5 \mathrm{~V}$ |

HEF4751VP : 28 -lead DIL; plastic (SOT 117).
HEF4751VD: 28 -lead DIL; ceramic (cerdip) (SOT135A).
HEF4751VT : 28-lead mini-pack; plastic (SO28; SOT136A).


Fig. 2 Block diagram.



Fig. 4 Timing diagram showing programme data inputs.

Allocation of data input

| fetch period | inputs |  |  |
| :---: | :---: | :---: | :---: |
|  | $\begin{array}{llll}\overline{\mathrm{A}}_{3} & \overline{\mathrm{~A}}_{2} & \overline{\mathrm{~A}}_{1} & \overline{\mathrm{~A}}_{0}\end{array}$ | $\begin{array}{lllll}\bar{B}_{3} & \overline{\mathrm{~B}}_{2} & \overline{\mathrm{~B}}_{1} & \overline{\mathrm{~B}}_{0}\end{array}$ | SI |
| 0 | noA | nOB | $\mathrm{b}_{\text {in }}$ |
| 1 | $\mathrm{n}_{1} \mathrm{~A}$ | $\mathrm{n}_{18}$ | X |
| 2 | $\mathrm{n}_{2} \mathrm{~A}$ | $\mathrm{n}_{2 \mathrm{~B}}$ | X |
| 3 | n3A | n3B | $x$ |
| 4 | $\mathrm{n}_{4} \mathrm{~A}$ | n4B | X |
| 5 | $n_{5 A}$ | ${ }^{5} 5 \mathrm{~B}$ | X |
| 6 | M | $\begin{array}{c\|c} \mathrm{CO}_{\mathrm{b}} & 1 / 2 \text { channel } \\ \text { control } & \text { control } \\ \hline \end{array}$ | X |

Allocation of data input $\overline{\mathrm{B}}_{3}$ to $\overline{\mathrm{B}}_{0}$ during fetch period 6

| $\bar{B}_{3}$ | $\bar{B}_{2}$ | $\mathrm{CO}_{\mathrm{b}}$ division ratio |
| :---: | :---: | :---: |
| L | L | 1 |
| L | H | 2 |
| $H$ | $L$ | 5 |
| $H$ | $H$ | $10 / 11$ |


| $\bar{B}_{1}$ | $\bar{B}_{0}$ | $1 / 2$ channel configuration |
| :---: | :---: | :---: |
| $L$ | $L$ | $H=1$ |
| $L$ | $H$ | $H=2 ; n_{h}=0$ |
| $H$ | $H$ | $H=2 ; n_{h}=1$ |
| $H$ | $L$ | test state |

$\mathrm{H}=\mathrm{HIGH}$ state (the more positive voltage)
$\mathrm{L}=$ LOW state (the less positive voltage)
$\mathrm{X}=$ state is immaterial

## PROGRAMME DATA INPUT (see also Figs 3 and 4)

The programming process is timed and controlled by input PC and PE. When the programme enable (PE) input is HIGH, the positive edges of the programme clock (PC) signal step through the internal programme counter in a sequence of 8 states. Seven states define fetch periods, each indicated by a LOW signal at one of the corresponding data address outputs ( $\overline{\mathrm{OD}}_{0}$ to $\overline{\mathrm{OD}}_{6}$ ). These data address signals may be used to address the external programme source. The data fetched from the programme source is applied to inputs $\overline{\mathrm{A}}_{0}$ to $\overline{\mathrm{A}}_{3}$ and $\overline{\mathrm{B}}_{0}$ to $\overline{\mathrm{B}}_{3}$. When PC is LOW in a fetch period an internal load pulse is generated, the data is valid during this time and has to be stable. When PE is LOW, the programming cyclus is interrupted on the first positive edge of PC. On the next negative edge at input PC fetch period 6 is entered. Data may enter asynchronously in fetch period 6.
Ten blocks in the U.D. need programme input signals (see Fig. 2). Four of these ( $\mathrm{CO}_{\mathrm{b}}, \mathrm{C}, \mathrm{C} 4$ and RSH) are concerned with the configuration of the U.D. and are programmed in fetch period 6. The remaining blocks (RSO to RS4 and C1) are programmed with number P, consisting of six internal digits $n_{0}$ to $n_{5}$. $P=\left(n_{5} \cdot 10^{4}+n_{4} \cdot 10^{3}+n_{3} \cdot 10^{2}+n_{2} \cdot 10+n_{1}\right) \cdot M+n_{0}$
These digits are formed by a substractor from two external numbers $A$ and $B$ and a borrow-in ( $b_{i n}$ ). $P=A-B-b_{\text {in }}$ or if this result is negative; $P=A-B-b_{i n}+M \cdot 10^{5}$.
The numbers $A$ and $B$, each consisting of six four bit digits $n_{O A}$ to $n_{5 A}$ and $n_{O B}$ to $n_{5 B}$, are applied in fetch period 0 to 5 to the inputs $\bar{A}_{0}$ to $\bar{A}_{3}$ (data $A$ ) and $\bar{B}_{0}$ to $\bar{B}_{3}$ (data $B$ ) in binary coded negative logic.
$A=\left(n_{5 A} \cdot 10^{4}+n_{4 A} \cdot 10^{3}+n_{3 A} \cdot 10^{2}+n_{2 A} \cdot 10+n_{1 A}\right) \cdot M+n_{0 A}$.
$B=\left(n_{5 B} \cdot 10^{4}+n_{4 B} \cdot 10^{3}+n_{3 B} \cdot 10^{2}+n_{2 B} \cdot 10+n_{1 B}\right) \cdot M+n_{O B}$.
Borrow-in ( $\mathrm{b}_{\mathrm{in}}$ ) is applied via input SI in fetch period 0 ( $\mathrm{SI}=\mathrm{HIGH}$ : borrow, $\mathrm{SI}=$ LOW: no borrow).
Counter C 1 is automatically programmed with the most significant non-zero digit ( $\mathrm{n}_{\mathrm{ms}}$ ) from the internal digits $\mathrm{n}_{5}$ to $\mathrm{n}_{2}$ of number P . The counter chain $\mathrm{C}-2$ to C 1 (see Fig. 3 ) is fully programmable by the use of pulse rate feedback.
Rate feedback is generated by the rate selectors RS4 to RSO and RSH, which are programmed with digits $n_{4}$ to $n_{0}$ and $n_{h}$ respectively. In fetch period 6 the fractional counter $C 3$, half channel counter C 4 and $\mathrm{CO}_{\mathrm{b}}$ are programmed and configured via data B inputs. Counter C 3 is programmed in fetch period 6 via data $A$ inputs in negative logic (except all HIGH is understood as: $M=16$ ). The counter CO is a side steppable $10 / 11$ counter composed of an internal part $\mathrm{CO}_{\mathrm{b}}$ and an external part $\mathrm{CO}_{\mathrm{a}} . \mathrm{CO}_{\mathrm{b}}$ is configured via $\bar{B}_{3}$ and $\bar{B}_{2}$ to a division ratio of 1 or 2 or 5 or $10 / 11 ; \mathrm{CO}_{a}$ must have the complementary ratio $10 / 11$ or $5 / 6$ or $2 / 3$ or 1 respectively. In the latter case $\mathrm{CO}_{b}$ comprises the whole C 0 counter with internal feedback, $\mathrm{CO}_{\mathrm{a}}$ is then not required.
The half channel counter C4 is enabled with $\bar{B}_{0}=$ HIGH and disabled with $\bar{B}_{0}=$ LOW. With C4 enabled, a half channel offset can be programmed with input $\bar{B}_{1}=$ HIGH, and no offset with $\bar{B}_{1}=$ LOW.

## FEEDBACK TO PRESCALERS (see also Figs 5 and 6)

The counters $\mathrm{C} 1, \mathrm{CO}, \mathrm{C}-1$ and $\mathrm{C}-2$ are side-steppable counters, i.e. its division ratio may be increased by one, by applying a pulse to a control terminal for the duration of one division cycle. Counter C 2 has 10 states, which are accessible as timing signals for the rate selectors RS1 to RS4. A rate selector, programmed with $n$ ( $n_{1}$ to $n_{4}$ in the U.D.) generates $n$ of 10 basic timing periods an active signal. Since $\mathrm{n} \leqslant 9,1$ of 10 periods is always non-active. In this period RS1 transfers the output of rate selector RSO, which is timed by counter C3 and programmed with $\mathrm{n}_{0}$. Similarly, RSO transfers RSH output during one period of C3. Rate selector RSH is timed by C4 and programmed with $n_{h}$. In one of the two states of C4, if enabled, or always, if C4 is disabled, RSH transfers the LOW active signal at input $\overline{\mathrm{RI}}$ to RSO. If $\overline{\mathrm{RI}}$ is not used it must be connected to HIGH. The feedback output signals of RS1, RS2 and RS3 are externally available as active LOW signals at outputs $\overline{\mathrm{OFB}}_{1}, \overline{\mathrm{OFB}}_{2}$ and $\overline{\mathrm{OFB}}_{3}$.
Output $\overline{\mathrm{OFB}}_{1}$ is intended for the prescaler at the highest frequency (if present), $\overline{\mathrm{OFB}}_{2}$ for the next (if present) and $\overline{\mathrm{OFB}}_{3}$ for the lowest frequency prescaler (if present). A prescaler needs a feedback signal, which is timed on one of its own division cycles in a basic timing period. The timing signal at OSY is LOW during the last U.D. input period of a basic timing period and is suitable for timing of the feedback for the last external prescaler. The synchronization signal for a preceding prescaler is the ORfunction of the sync. input and sync. output of the following prescaler (all sync. signals active LOW).


Fig. 5 Block diagram showing feedback to prescalers.


Fig. 6 Timing diagram showing signals occurring in Fig. 5.

## CASCADING OF U.D.s (see also Fig. 8)

A U.D. is programmed into the 'slave' mode by the programme input data: $n_{2 A}=11, n_{2 B}=10$, $n_{3 A}=n_{4 A}=n_{3 B}=n_{4 B}=n_{5 B}=0$. A U.D. operating in the slave mode performs the function of two extra programmable stages C2' and C3' to a 'master' (not slave) mode operating U.D. More slave U.D.s may be used, every slave adding two lower significant digits to the system.
Output $\overline{\mathrm{OFB}}_{3}$ is converted to the borrow output of the programme data subtractor, which is valid after fetch period 5. Input SI is the borrow input (both in master and in slave mode), which has to be valid in fetch period 0 . Input SI has to be connected to output $\overline{\mathrm{OFB}}_{3}$ of a following slave, if not present, to LOW. For proper transfer of the borrow from a lower to a higher significant U.D. subtractor, the U.D.s have to be programmed sequentially in order of significance or synchronously if the programme is repeated at least the number of U.D.s in the system.
Rate input $\overline{\mathrm{RI}}$ and output OFS must be connected to rate output $\overline{\mathrm{OFB}}_{1}$ and the input IN of the next slave U.D. The combination thus formed retains the full programmability and features of one U.D.

OUTPUT (see also Fig. 7)
The normal output of the U.D. is the slow output OFS, which consists of evenly spaced LOW pulses. This output is intended for accurate phase comparison. If a better frequency acquisition time is required, the fast output OFF can be used. The output frequency on OFF is a factor $\mathrm{M} \cdot \mathrm{H}$ higher than the frequency on OFS. However, phase jitter of maximum $\pm 1$ system input period occurs at OFF, since the division ratio of the counters preceding OFF are varied by slow feedback pulse trains from rate selectors following OFF.


Fig. 7 Timing diagram showing output pulses.

Fig. 8 Block diagram showing cascading of U.Ds.
D.C. CHARACTERISTICS $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

|  | $\stackrel{\mathrm{V}_{\mathrm{DD}}}{\mathrm{~V}}$ | $\mathrm{v}_{\mathrm{V}}$ | $\mathrm{v}_{\mathrm{OL}}$ | symbol | ${ }_{\min .}^{-40} \max .$ | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}\left({ }^{\circ} \mathrm{C}\right) \\ & +25 \\ & \text { min. max. } \end{aligned}$ | $\begin{aligned} & +85 \\ & \mathrm{~min} . \end{aligned}$ | max. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output (sink) current LOW | 4,75 |  | 0,4 | ${ }^{\text {I OL }}$ | 1,6 | 1,4 | 1,1 | mA |
|  | 5 |  | $\begin{aligned} & 0,4 \\ & 0,5 \end{aligned}$ |  | 1,7 | 1,5 | 1,2 | mA |
|  | 10 |  |  |  | 2,9 | 2,7 | 2,2 | mA |
| Output (source) current HIGH | 5 | 4,6 |  | ${ }^{-1} \mathrm{OH}$ | 1,0 | 0,85 | 0,55 | mA |
|  | 5 | 2,5 |  |  | 3,0 | 2,5 | 1,7 | mA |
|  | 10 | 9,5 |  |  | 3,0 | 2,5 | 1,7 | mA |

## A.C. CHARACTERISTICS

$V_{S S}=0 \mathrm{~V}$; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; input transition times $\leqslant 20 \mathrm{~ns}$

| parameter | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V} \end{gathered}$ | symbol | min. | typ. | max. | unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Propagation delay } \\ & \qquad \begin{array}{l} \text { IN } \\ \text { HIGH to LOW } \end{array} \end{aligned}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | tPHL |  | $\begin{array}{r} 135 \\ 45 \end{array}$ | $\begin{array}{r} 270 \\ 90 \end{array}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ | $C_{L}=10 \mathrm{pF}$ |
| Output transition times <br> HIGH to LOW | $\begin{array}{r} 5 \\ 10 \end{array}$ | ${ }^{\text {t }} \mathrm{HL}$ |  | $\begin{aligned} & 30 \\ & 12 \end{aligned}$ | $\begin{aligned} & 60 \\ & 25 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ |
| LOW to HIGH | $\begin{array}{r} 5 \\ 10 \end{array}$ | ${ }^{\text {t }}$ L ${ }^{\text {H }}$ |  | $\begin{aligned} & 45 \\ & 20 \end{aligned}$ | $\begin{aligned} & 90 \\ & 40 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ | $C_{L}=50 \mathrm{pF}$ |
| Maximum input frequency; IN | $\begin{array}{r} 5 \\ 10 \end{array}$ | ${ }^{\text {f max }}$ | $\begin{array}{r} 4 \\ 12 \end{array}$ | $\begin{array}{r} 8 \\ 24 \end{array}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | $\left\{\begin{array}{l} \delta=50 \% \\ \mathrm{CO}_{\mathrm{b}} \text { ratio }>1 \end{array}\right.$ |
| Maximum input frequency; IN | $\begin{array}{r} 5 \\ 10 \end{array}$ | ${ }^{\text {f max }}$ | $\begin{aligned} & 2 \\ & 6 \end{aligned}$ | $\begin{array}{r} 4 \\ 12 \end{array}$ |  | MHz <br> MHz | $\left\{\begin{array}{l} \delta=50 \% \\ \mathrm{CO}_{\mathrm{b}} \text { ratio }=1 \end{array}\right.$ |
| Maximum input frequency; PC | $\begin{array}{r} 5 \\ 10 \end{array}$ | $f_{\text {max }}$ | $\begin{aligned} & 0,15 \\ & 0,5 \end{aligned}$ | $\begin{aligned} & 0,3 \\ & 1,0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |  |


|  | $\stackrel{\mathrm{VDD}}{\mathrm{~V}}$ | typical formula for $\mathrm{P}(\mu \mathrm{W})$ | where $\mathrm{f}_{\mathrm{i}}=\text { input freq. }(\mathrm{MHz})$ |
| :---: | :---: | :---: | :---: |
| Dynamic power dissipation per package ( $\mathbf{P}$ ) | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 1200 f_{i}+\Sigma\left(f_{o} C_{L}\right) \times V_{D D^{2}} \\ & 5400 f_{i}+\Sigma\left(f_{o} C_{L}\right) \times V_{D D^{2}} \end{aligned}$ | $\mathrm{C}_{\mathrm{L}}=$ load capacitance ( pF ) $\Sigma\left(f_{o} C_{L}\right)=$ sum of outputs $\mathrm{V}_{\mathrm{DD}}=$ supply voltage (V) |

## FOR DETAILED INFORMATION SEE RELEVANT DATABOOK OR DATASHEET.

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## DESCRIPTION

The MAB84X1 family of microcontrollers is fabricated in NMOS. The family consists of 5 devices:

- MAB8401 - 128 bytes RAM, external program memory, with 8-bit LED-driver ( 10 mA ), emulation of MAB/F8422/42* possible
- MAB/MAF8411 - 1 K byte ROM/64 bytes RAM plus 8 -bit LED-driver
- MAB/MAF8421 - 2 K bytes ROM/64 bytes RAM plus 8 -bit LED-driver
- MAB/MAF8441 - 4K bytes ROM/128 bytes RAM plus 8 -bit LED-driver
- MAB/MAF8461 - 6K bytes ROM/128 bytes RAM plus 8-bit LED-driver

Each version has 20 quasi-bidirectional I/O port lines, one serial I/O line, one single-level vectored interrupt, an 8 -bit timer/event counter and on-board clock oscillator and clock circuits. Two 20-pin versions, MAB/F8422 and MAB/F8442* are also available.
This microcontroller family is designed to be an efficient controller as well as an arithmetic processor. The instruction set is based on that of the MAB8048. The microcontrollers have extensive bit handling abilities and facilities for both binary and BCD arithmetic.
For detailed information see the " 8 -bit Single-chip Microcontrollers user manual".

* See data sheet on MAB/F8422/42.


## Features

- 8-bit: CPU, ROM, RAM and I/O in a single 28 -lead DIL package
- $1 \mathrm{~K}, 2 \mathrm{~K}, 4 \mathrm{~K}$ or 6 K ROM bytes plus a ROM-less version
- 64 or 128 RAM bytes
- 20 quasi-bidirectional I/O port lines
- Two testable inputs: one of which can be used to detect zero cross-over, the other is also the external interrupt input
- Single level vectored interrupts: external, timer/event counter, serial I/O
- Seriai I/O that can be used in single or multi-master systems (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048) all of 1 or 2 cycles
- Single 5 V power supply ( $\pm 10 \%$ )
- Operating temperature ranges: 0 to $+70^{\circ} \mathrm{C} \quad$ MAB84X1 family

$$
-40 \text { to }+85^{\circ} \mathrm{C} \quad \text { MAF84X1 family only }
$$

-40 to $+110^{\circ} \mathrm{C} \quad$ MAF84AX1 family only

## PACKAGE OUTLINES

MAB8401B: 28-lead ‘Piggy-back' package (with up to 28 -pin EPROM on top).
MAB8401WP: 68-lead plastic leaded chip-carrier (PLCC) (SOT 188).
MAB/MAF8411/21/41/61P: 28-lead DIL; plastic (SOT117).
MAF84A11/21/41/61P: 28-lead DIL; plastic (SOT117).
MAB8411/21/41/61T: 28-lead mini-pack; plastic (SO28; SOT163A).


Fig. 4a Block diagram of the MAB84X1 family.


Fig. 4b Replacement for dotted part in Fig. 4a for the MAB8401WP bond-out version.


Fig. 4c Replacement of dotted part in Fig. 4a for the MAB8401B 'Piggy-back' version.

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## DESCRIPTION

The MAB8422/8442 is a high-performance microcontroller incorporating dedicated hardware, memory capacity and I/O lines. This dedication means a microcontroller can be economically installed in high-volume products where its main function is control.
The MAB8422/8442 is a 20 pin, single-chip 8-bit microcontroller that has been developed from the 28 pin MAB8421/8441 microcontrollers. The versions are:

- MAB8422-2K $\times 8$ ROM/64 bytes RAM
- MAB8442-4K $\times 8$ ROM $/ 128$ bytes RAM

Each version has $15 \mathrm{I} / \mathrm{O}$ port lines comprising one 8-bit parallel port (PO), one 2-bit parallel port (P1.0 and P1.1 that are shared with the serial I/O lines SDA and SCL), one 3-bit parallel port (P2.0-P2.2) and two input lines ( $\overline{\mathrm{NT}} / \mathrm{TO}$ and T 1 ).
The serial I/O interface is $1^{2} \mathrm{C}$ compatible and therefore the MAB8422/8442 can operate as a slave or a master in single and multi-master systems. Conversion from parallel to serial data when transmitting, and vice versa when receiving, is done mainly in software. There is a minimum of hardware for the serial I/O implemented. This hardware is controlled by the status of the SDA and SCL lines and can be read or written under software control. Standard software for $I^{2} \mathrm{C}$-bus control is available upon request. For detailed information see the user manual 'Single-chip 8 -bit microcontrollers'.

## Features

- 8-bit: CPU, ROM, RAM and I/O
- 20 pin package
- MAB8422: $2 \mathrm{~K} \times 8$ ROM/64 bytes RAM
- MAB8442: $4 \mathrm{~K} \times 8$ ROM/128 bytes RAM
- 13 quasi-bidirectional I/O port lines
- Two testable inputs T1 and $\overline{\mathrm{NT}} / \mathrm{TO}$
- High current output on $\mathrm{PO}\left(\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}\right.$ at $\left.\mathrm{V}_{\mathrm{OL}}=1 \mathrm{~V}\right)$
- One interrupt line combined with the testable input line $\overline{\mathrm{INT}} / \mathrm{TO}$
- Single-level interrupts: external, timer/event counter, serial I/O
- $I^{2} \mathrm{C}$-compatible serial I/O that can be used in single or multi-master systems (serial I/O data and clock via P1.0 and P1.1 port lines, respectively)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048)
- All instructions 1 or 2 cycles, cycle time dependent on oscillator frequency
- Single power supply
- Operating temperature ranges: 0 to $+70^{\circ} \mathrm{C}$ (MAB84X2)
-40 to $+85^{\circ}$ C (MAF84X2)
-40 to $+110^{\circ} \mathrm{C}$ (MAF84AX2)


## PACKAGE OUTLINES

MAB/MAF84X2, MAF84AX2: 20-lead DIL; plastic (SOT146).


Fig. 1 Block diagram of the MAB8422/8442.

## MC3410, MC3510, <br> MC3410C 10-Bit High-Speed Multiplying D/A Converter

## Product Specification

## DESCRIPTION

The MC3410 series are 10 -bit Multiplying Digital-to-Analog Converters. They are capable of high-speed performance, and are used as general-purpose building blocks in cost-effective D/A systems.

The Signetics' design provides complete 10-bit accuracy without laser trimming, and guaranteed monotonicity over temperature. Segmented current sources, in conjunction with an R-2R DAC provides the binary weighted currents. The output buffer amplifier and voltage reference have been omitted to allow greater speed, lower cost, and maximum user flexibility.

FEATURES

- 10-bit resolution and accuracy ( $\pm 0.05 \%$ )
- Guaranteed monotonicity over temperature
- Fast settling time $\mathbf{- 2 5 0 n s}$ typical


## BLOCK DIAGRAM

Digital inputs are TTL and CMOS compatible

- Wide output voitage compliance range
- High-speed multiplying input slew rate $-20 \mathrm{~mA} / \mu \mathrm{s}$
- Reference amplifier internallycompensated
- Standard supply voltages +5V and -15V


## APPLICATIONS

- Successive approximation A/D converters
- High-speed, automatic test equipment

PIN CONFIGURATION

|  | F Package |  |
| :---: | :---: | :---: |
| Vee 1 |  |  |
|  |  | $186 \mathrm{~V}_{\text {feF }}{ }^{+}$ |
| GND 2 |  | $15 \mathrm{~V}_{\text {AEF }}{ }^{-}$ |
|  |  | 14 Vcc |
| $\mathrm{D}_{1}$ (MSB) 4 |  | ${ }^{13} \mathrm{O} 10$ (LSB) |
| $\mathrm{D}_{2} \sqrt{5}$ |  | ${ }^{12} \mathrm{D}_{9}$ |
| $D_{3} \quad 6$ |  | 110 $D_{8}$ |
| $0_{4} 4$ |  | 1207 |
| $\mathrm{D}_{5} 8$ |  | ${ }^{9} \mathrm{O}_{6}$ |
| TOP VIEW |  |  |
|  | TOP VIEW | coli3200s |

- High-speed modems
c Waveform generators
- CRT displays
- Strip CHART and X-Y plotters
- Programmable power supplies
- Programmable gain and attenuation


10-Bit High-Speed Multiplying
D/A Converter

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16 -Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | MC3410F |
| 16 -Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | MC3410CF |
| 16 -Pin Cerdip | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | MC3510F |

ABSOLUTE MAXIMUM RATINGS $T_{A}=+25^{\circ} \mathrm{C}$ unless otherwise noted

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \end{aligned}$ | Power supply | $\begin{aligned} & +7.0 \\ & -18 \end{aligned}$ | $\begin{aligned} & V_{D C} \\ & V_{D C} \\ & \hline \end{aligned}$ |
| $V_{1}$ | Digital input voltage | +15 | $V_{D C}$ |
| $\mathrm{V}_{0}$ | Applied output voltage | 0.5, -5.0 | $V_{\text {DC }}$ |
| $\mathrm{I}_{\text {REF(16) }}$ | Reference current | 2.5 | mA |
| $\mathrm{V}_{\text {REF }}$ | Reference amplifier inputs | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}$ | $V_{D C}$ |
| $V_{\text {REF ( }{ }^{\text {P }} \text { ) }}$ | Reference amplifier differential inputs | 0.7 | $V_{D C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature range MC3510 <br> MC3410, 3410C | $\begin{gathered} -55 \text { to }+125 \\ 0 \text { to }+70 \\ \hline \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TJ | Junction temperature, ceramic package | +150 | ${ }^{\circ} \mathrm{C}$ |
| PD | Maximum power dissipation, $T_{A}=25^{\circ} \mathrm{C}\left(\right.$ still-air) ${ }^{1}$ <br> F package | 1190 | mW |

NOTE:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rates:

F package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

DC AND AC ELECTRICAL CHARACTERISTICS $\begin{gathered}\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{\mathrm{EE}}=-15 \mathrm{DC}, \frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R} 16}=2.0 \mathrm{~mA} \text {, all digital inputs at high } \\ \text { logic level. }\end{gathered}$
MC3510: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, MC3410 Series: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | MC3410, MC3510 |  |  | MC3410C |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $E_{r}$ | Relative accuracy (error relative to full-scale 10 ) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\pm 0.05$ |  |  | $\pm 0.1$ | \% |
|  |  |  |  |  | $1 / 4$ |  |  | 1/2 | LSB |
| TCE ${ }_{\text {r }}$ | Relative accuracy drift (relative to full-scale $\mathrm{l}_{0}$ ) |  |  | 2.5 |  |  | 2.5 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
|  | Monotonicity | Over temperature | 10 |  |  | 10 |  |  | Bits |
| ts | Settling time to within $\pm 1 / 2$ LSB (all bits LOW-to-HIGH) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 |  |  | 250 |  | ns |
| $\begin{array}{\|l\|l\|} \hline \mathrm{t}_{\mathrm{PLH}} \\ \mathrm{t}_{\mathrm{PHL}} \\ \hline \end{array}$ | Propagation delay time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ |  |  | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ |  | ns |
| $\mathrm{TCl}_{\mathrm{O}}$ | Output full scale current drift |  |  |  | 60 |  |  | 70 | ppm $/{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{1+}$ | Digital input logic levels (all bits) HIGH-level, Logic " 1 " LOW-level, Logic "0" |  | 2.0 |  | 0.8 | 2.0 |  | 0.8 | $V_{D C}$ |
| $\begin{aligned} & I_{I H} \\ & I_{I L} \end{aligned}$ | Digital input current (all bits) HIGH-level, $\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}$ LOW-level, $\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |  |  | -0.05 | $\begin{aligned} & +.04 \\ & -0.4 \end{aligned}$ |  | -0.05 | $\begin{aligned} & +.04 \\ & -0.4 \end{aligned}$ | mA |
| $\mathrm{I}_{\text {REF(15) }}$ | Reference input bias current (Pin 15) |  |  | -1.0 | -5.0 |  | -1.0 | -5.0 | $\mu \mathrm{A}$ |
| lor | Output current range |  |  | 4.0 | 5.0 |  | 4.0 | 5.0 | mA |
| $\mathrm{IOH}^{\text {I }}$ | Output current (all bits high) | $\begin{aligned} V_{\text {REF }} & =2.000 \mathrm{~V}, \\ R_{16} & =1000 \Omega \end{aligned}$ | 3.8 | 3.996 | 4.2 | 3.8 | 3.996 | 4.2 | mA |
| lol | Output current (all bits low) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0 | 2.0 |  | 0 | 4.0 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{0}$ | Output voltage compliance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | $\begin{array}{r} -2.5 \\ +0.2 \end{array}$ |  |  | $\begin{aligned} & -2.5 \\ & +0.2 \end{aligned}$ | $V_{D C}$ |
| SR IteF | Reference amplifier slew rate |  |  | 20 |  |  | 20 |  | $\mathrm{mA} / \mu \mathrm{s}$ |
| ST I ${ }_{\text {REF }}$ | Reference amplifier settling time | 0 to $4.0 \mathrm{~mA}, \pm 0.1 \%$ |  | 2.0 |  |  | 2.0 |  | $\mu \mathrm{s}$ |
| PSRR(-) | Output current power supply sensitivity |  |  | 0.003 | 0.01 |  | 0.003 | 0.02 | \%/\% |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0$ |  | 25 |  |  | 25 |  | pF |
| $\mathrm{Cl}_{1}$ | Digital input capacitance (all bits high) |  |  | 4.0 |  |  | 4.0 |  | pF |
| $\begin{aligned} & \mathrm{I}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{EE}} \end{aligned}$ | Power supply current (all bits low) |  |  | $-11.4$ | $\begin{aligned} & +18 \\ & -20 \end{aligned}$ |  | -11.4 | $\begin{aligned} & +18 \\ & -20 \end{aligned}$ | mA |
| $\begin{aligned} & \mathrm{v}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \\ & \hline \end{aligned}$ | Power supply voltage range | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $\begin{array}{r} +4.75 \\ -14.25 \\ \hline \end{array}$ | $\begin{aligned} & +5.0 \\ & -15 \end{aligned}$ | $\begin{array}{\|r\|} \hline+5.25 \\ -15.75 \\ \hline \end{array}$ | $\left\|\begin{array}{l} +4.75 \\ -14.25 \end{array}\right\|$ | $\begin{aligned} & +5.0 \\ & -15 \end{aligned}$ | $\begin{array}{r} +5.25 \\ -15.75 \end{array}$ | $V_{D C}$ |
|  | Power consumption (all bits low) (all bits high) |  |  | $\begin{aligned} & 220 \\ & 200 \end{aligned}$ | 380 |  | $\begin{aligned} & 220 \\ & 200 \end{aligned}$ | 380 | mW |

10-Bit High-Speed Multiplying D/A Converter


OP19e30s
Figure 1. Output Current vs Output Compilance Voitage


Figure 3. Power Suppiy Current vs Temperature


OP19640S
Figure 2. Maximum Output Compilance Voitage vs Temperature


Figure 4. Reference Amplifier Frequency Response

## CIRCUIT DESCRIPTION

The MC3410 consists of four segment current sources which generate the two most significant bits (MSBs), and an R-2R DAC implemented with ion-implanted resistors for scaling the remaining eight least significant bits (LSBs) (See Figure 5). This approach provides complete 10-bit accuracy without trimming.

The individual bit currents are switched ON or OFF by fully differential current switches. The switches use current steering for speed.
An on-chip high-slew reference current amplifier drives the R-2R ladder and segment decoder. The currents are scaled in such a way that, with all bits on, the maximum output current is two times 1023/1024 of the reference amplifier current, or nominally 3.996 mA for a 2.000 mA reference input current. The reference amplifier allows the user to provide a voltage input. Out-board resistor $\mathbf{R}_{16}$ (see Figure 6) converts this voltage to a usable current. A current mirror doubles this reference current and feeds it to the segment
decoder and resistor ladder. Thus, for a reference voltage of 2.0 V and a $1 \mathrm{k} \Omega$ resistor tied to Pin 16, the full-scale current is approximately 4.0 mA . This relationship will remain regardless of the reference voltage polanity.

Connections for a positive reference voltage are shown in Figure 6a. For negative reference voltage inputs, or for bipolar reference voltage inputs in the multiplying mode, $R_{15}$ can be tied to a negative voltage corresponding to the minimum input level. For a negative reference input, $R_{16}$ should be grounded (Figure 6b). In addition, the negative voltage reference must be at least 3 V above the $\mathrm{V}_{\mathrm{EE}}$ supply voltage for best operation. Bipolar input signals may be handled by connecting $R_{16}$ to a positive voltage equal to the peak positive input level at Pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5 V logic supply is not recommended as a reference voltage. If a well regulated 5.0 V supply, which drives logic, is to be used as the reference, $\mathrm{R}_{16}$ should be decoupled by
connecting it to the +5.0 V logic supply through another resistor and bypassing the junction of the two resistors with a $0.1 \mu \mathrm{~F}$ capacitor to ground.

The reference amplifier is internally-compensated with a 10pF feed-forward capacitor, which gives it its high slew rate and fast settling time. Proper phase margin is maintained with all possible values of $R_{16}$ and reference voltages which supply 2.0 mA reference current into Pin 16. The reference current can also be supplied by a high impedance current source of 2.0 mA . As $\mathbf{R}_{16}$ increases, the bandwidth of the amplifier decreases slightly and settling time increases. For a current source with a dynamic output impedance of $1.0 \mathrm{M} \Omega$, the bandwidth of the reference amplifier is approximately half what it is in the case of $R_{16}=1.0 \mathrm{k} \Omega$, and settling time is $\approx 10 \mu \mathrm{~s}$. The reference amplifier phase margin decreases as the current source value decreases in the case of a current source reference, so that the minimum reference current supplied from a current source is 0.5 mA for stability.


## 10-Bit High-Speed Multiplying D/A Converter


a. Positive Reference Voltage


TC22110s
b. Negative Reference Voltage

Figure 6. Basic Connections

## OUTPUT VOLTAGE

## COMPLIANCE

The output voltage compliance ranges from -2.5 to +0.2 V . As shown in Figure 2, this compliance range is nearly constant over temperature. At the temperature extremes, however, the compliance voltage may be reduced if $V_{E E}>-15 \mathrm{~V}$.

## ACCURACY

Absolute accuracy is a measure of each output current level with respect to its intend-
ed value. It is dependent upon relative accu racy and full-scale current drift. Relative accuracy, or linearity, is the measure of each output current with respect to its intended fraction of the full-scale current. The relative accuracy of the MC3410 is fairly constant over temperature due to the excellent temperature tracking, of the implanted resistors. The full-scale current from the reference amplifier may drift with temperature causing a change in the absolute accuracy. However, the MC3410 has a low full-scale current drift with temperature.

The MC3510 and the MC3410 are accurate to within $\pm 0.05 \%$ at $25^{\circ} \mathrm{C}$ with a reference current of 2.0 mA on Pin 16.

## MONOTONICITY

The MC3410, MC3510 and MC3410C are guaranteed monotonic over temperature. This means that for every increase in the input digital code, the output current either remains the same or increases but never decreases. In the multiplying mode, where reference input current will vary, monotonicity can be assured if the reference input current remains above 0.5 mA .

## SETTLING TIME

The worst-case switching condition occurs when all bits are switched "on," which corresponds to a low-to-high transition for all bits. This time is typically 250 ns for the output to settle to within $\pm 1 / 2$ LSB for 10 -bit accuracy, and 200 ns for 8 -bit accuracy. The turn-off time is typically 120 ns . These times apply when the output swing is limited to a small ( $<0.7 \mathrm{~V}$ ) swing and the external output capacitance is under 25 pF .
The major carry (MSB off-to-on, all others on-to-otf) settles in approximately the same time as when all bits are switched off-to-on.
If a load resistor of $625 \Omega$ is connected to ground, allowing the output to swing to -2.5 V , the settling time increases to $1.5 \mu \mathrm{~s}$.
Extra care must be taken in board layout as this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, $100 \mu \mathrm{~F}$ supply bypassing, and minimum scope lead length are all necessary.
A typical test setup for measuring settling time is shown in Figure 7. The same setup for the most part can be used to measure the slew rate of the reference amplifier (Figure 9) by tying all data bits high, pulsing the voltage reference input between 0 and 2 V , and using a $500 \Omega$ load resistor $R_{L}$.

## 10-Bit High-Speed Multiplying

D/A Converter


Figure 7. Setting Time


TC22130S
Figure 8. Propagation Delay Time

10-Bit High-Speed Multiplying


WF21120S

WF21120S

Figure 9. Reference Amplifier Settling Time and Siew Rate

TYPICAL APPLICATIONS

the valid data will be latched to the dac until updated with en pulse. TIMING WILL DEPEND ON THE PROCESSOR USED.

Figure 10. Interfacing 10-Bit DAC With 8-Bit Microprocessor

## DESCRIPTION

The NE542 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with individual internal power supply decoupler-regulator, providing 110 dB supply rejection and 70 dB channel separation. Other outstanding features include high gain (104dB), large output voltage swing ( $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}_{\text {P-P }}$ ), and internal compensation to 10 dB . The NE542 operates from a single supply across a range of 9 to 24 V .
The NE542 is ideal for use in stereo phono, tape, or microphone preamps and other applications requiring low noise amplification of small signals.

## FEATURES

- Low noise $-0.7 \mu \mathrm{~V}$ totai input noise
- High gain - 104dB open-ioop
- Singie suppiy operation
- Wide suppiy range 9 to $\mathbf{2 4 V}$
- Power suppiy rejection 110 dB
- Large output voltage swing ( $\mathrm{V}_{\mathrm{Cc}}-2 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ )
- Wide bandwidth 15 MHz unity gain
- Power bandwidth 100 kHz ( $15 \mathrm{~V}_{\text {P-p }}$ )
- internaily-compensated (stabie at 10 dB )
- Short-circuit protected
- High siew rate 5V/ $\mu \mathrm{s}$

PIN CONFIGURATION


## APPLICATIONS

- Tape preampiifier
- Phono preampilfier
- Microphone preampifier

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE542N |

## EQUIVALENT CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | +24 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 500 | mW |
| $\mathrm{~T}_{\text {A }}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature <br> $(10 \mathrm{sec}$ max $)$ | +300 | $=\mathrm{dc}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=14 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  |  |  | 9 |  | 24 | $\checkmark$ |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voitage | $\mathrm{V}_{\mathrm{CC}}=9$ to $18 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\infty$ |  | 9 | 15 | mA |
| Icc | Supply current | $V_{C C}=9$ to 18V, $H_{L}=\infty$. |  |  |  |  |
| $\mathrm{R}_{\text {IN }}$ | Input resistance Positive input Negative input |  |  | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ |  | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Rout | Output resistance | Open-loop |  | 150 |  | $\Omega$ |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=14 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  |  | Open-loop |  | 160,000 |  | V/V |
| $A_{V}$ | Voltage gain |  |  |  | 0.5 |  |
| In | Negative Input current |  |  |  |  | mA |
|  |  | Source <br> Sink (linear operation) | $\begin{aligned} & 8 \\ & 2 \end{aligned}$ | 14 3 |  | mA |
| IOUT | Output current |  | $\mathrm{V}_{\mathrm{CC}}-2.5$ | $\mathrm{V}_{\mathrm{Cc}}-2$ |  | V |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage swing |  |  | 15 |  | MHz |
| SR | Small signal bandwidth Slew rate |  |  | 5 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{P}_{\mathrm{BW}}$ | Power bandwidth | $15 \mathrm{~V}_{\text {P-P }}$ |  | 100 |  | kHz |
| $\mathrm{V}_{\text {IN }}$ | Maximum input voltage | Linear operation, <2.5\% distortion |  |  | 300 | mV RMS |
| PSRR | Power supply rejection ratio | $\begin{gathered} f=60,120 \mathrm{~Hz} \\ f=1 \mathrm{kHz} \end{gathered}$ |  | $\begin{aligned} & 100 \\ & 110 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $f=1 \mathrm{kHz}$ | 40 | 70 |  | dB |
|  | Channel separation | 40dB gain, $\mathrm{f}=1 \mathrm{kHz}$ |  | 0.1 | 0.3 | \% |
| THD | Total harmonic distortion Total equivalent input noise | $\mathrm{R}_{\mathrm{S}}=600 \Omega, 100-10,000 \mathrm{~Hz}$ |  | 0.7 | 1.2 | $\mu V_{\text {RMS }}$ |
|  | Total equivalent input noise | $\mathrm{R}_{\mathrm{S}}=50 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz}$ |  | 1.2 |  | dB |
|  | Noise figure | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=20 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega, 10-10,000 \mathrm{~Hz} \end{aligned}$ |  | 1.2 1.5 2.4 |  | dB dB dB |

## Dual Low-Noise Preamplifier

TYPICAL PERFORMANCE CHARACTERISTICS


## Dual Low-Noise Preamplifier

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



## TYPICAL APPLICATIONS



Typlcal Tape Playback Amplifier


Two-Pole Fast Turn-On NAB Tape Preamp note:
All resistor values are typical and in ohms.

# NE570/571/SA571 Compandor 

## Product Specification

## DESCRIPTION

The NE570/571 is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each channel has a full-wave rectifier to detect the average value of the signal, a linerarized temperature-compensated variable gain cell, and an operational amplifier.

The NE570/571 is well suited for use in cellular radio and radio communications systems, modems, telephone, and satellite broadcast/receive audio systems.

## CIRCUIT DESCRIPTION

The NE570/571 compandor building blocks, as shown in the block diagram, are a full-wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit which can perform well with few external components, yet can be adapted to many diverse applications.

The full-wave rectifier rectifies the input current which flows from the rectifier input, to an internal summing node which is biased at $V_{\text {REF. }}$ The rectified current is averaged on an external filter capacitor tied to the $\mathrm{C}_{\text {RECT }}$ terminal, and the average value of the input current controls the gain of the variable gain cell. The gain will thus be proportional to the average value of the input signal for capacitively-coupled voltage inputs as shown in the following equation. Note that for capacitively-coupled inputs there is no offset voltage capable of producing a gain error. The only error will come from the bias current of the rectifier (supplied internally) which is less than $0.1 \mu \mathrm{~A}$.
$G \propto \frac{\left|V_{I N}-V_{\text {REF }}\right| \text { avg }}{R_{1}}$
or
$G \propto \frac{\left|V_{\mathrm{IN}}\right| \text { avg }}{R_{1}}$

## FEATURES

- Complete compressor and expandor in one IC
- Temperature compensated
- Greater than 110dB dynamic range
- Operates down to $\mathbf{6 V} \mathbf{D C}$
- System levels adjustable with external components
- Distortion may be trimmed out


## APPLICATIONS

- Cellular radio
- Telephone trunk compandor 570
- Telephone subscriber compandor - 571
- High level limiter
- Low level expandor - nolse gate
- Dynamic noise reduction systems
- Voltage-controlled amplifier
- Dynamic filters


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $16-$ Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE570F |
| $16-$ Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE570N |
| 16 -Pin Plastic SOL | 0 to $+70^{\circ} \mathrm{C}$ | NE571D |
| $16-$ Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE571F |
| $16-P i n$ Plastic Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE571N |
| 16 -Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA571F |
| 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA571N |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive supply |  |  |
|  | 570 |  |  |
|  | 571 |  |  |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=15 \mathrm{~V}$. Except where indicated, the 571 specifications are identical to those of the 570 .


## NOTES:

1. Input to $V_{1}$ and $V_{2}$ grounded.
2. Measured at $0 d B m, 1 \mathrm{kHz}$.
3. Expandor $A C$ input change from no signal to $0 d B m$.
4. Relative to value at $T_{A}=25^{\circ} \mathrm{C}$.
5. Electrical characteristics for the SA571 only are specified over -40 to $+85^{\circ} \mathrm{C}$ temperature range.

The speed with which gain changes to follow changes in input signal levels is determined by the rectifier filter capacitor. A small capacitor will yield rapid response but will not fully filter low frequency signals. Any ripple on the gain control signal will modulate the signal passing through the variable gain cell. In an expandor or compressor application, this would lead to third harmonic distortion, so there is a trade-off to be made between fast attack and decay times and distortion. For step changes in amplitude, the change in gain with time is shown by this equation.

$$
\begin{aligned}
& \mathrm{G}(\mathrm{t})=\left(\mathrm{G}_{\text {initial }}-\mathrm{G}_{\text {final }}\right)_{\mathrm{e}^{-t / \tau}}+\mathrm{G}_{\text {final; }} \tau=10 \mathrm{k} \times \mathrm{C}_{\text {RECT }}
\end{aligned}
$$

The variable gain cell is a current-in, currentout device with the ratio $l_{\mathrm{OUT}} / I_{\mathbb{N}}$ controlled by the rectifier. $I_{\mathbb{N}}$ is the current which flows from the $\Delta G$ input to an internal summing node biased at $V_{\text {REF. }}$. The following equation applies for capacitively-coupled inputs. The output current, lout, is fed to the summing node of the op amp.

$$
I_{\mathbb{I N}}=\frac{V_{\mathbb{I N}}-V_{R E F}}{R_{2}}=\frac{V_{\mathbb{I N}}}{R_{2}}
$$

A compensation scheme built into the $\Delta \mathrm{G}$ cell compensates for temperature and cancels
out odd harmonic distortion. The only distortion which remains is even harmonics, and they exist only because of internal offset voltages. The THD trim terminal provides a means for nulling the internal offsets for low distortion operation.

The operational amplifier (which is internally compensated) has the non-inverting input tied to $\mathrm{V}_{\text {REF }}$, and the inverting input connected to the $\Delta G$ cell output as well as brought out externally. A resistor, $R_{3}$, is brought out from the summing node and allows compressor or expandor gain to be determined only by internal components.

The output stage is capable of $\pm 20 \mathrm{~mA}$ output current. This allows a $+13 \mathrm{dBm}\left(3.5 \mathrm{~V}_{\text {RMS }}\right)$ output into a $300 \Omega$ load which, with a series resistor and proper transformer, can result in +13 dBm with a $600 \Omega$ output impedance.
A bandgap reference provides the reference voltage for all summing nodes, a regulated supply voltage for the rectifier and $\Delta G$ cell, and a bias current for the $\Delta G$ cell. The low tempco of this type of reference provides very stable biasing over a wide temperature range.
The typical performance characteristics illustration shows the basic input-output transfer curve for basic compressor or expandor circuits.

## TYPICAL PERFORMANCE CHARACTERISTICS



Basic input-Output Transfer Curve

## TYPICAL TEST CIRCUIT



## INTRODUCTION

Much interest has been expressed in high performance electronic gain control circuits. For non-critical applications, an integrated circuit operational transconductance amplifier can be used, but when high-performance is required, one has to resort to complex discrete circuitry with many expensive, wellmatched components. This paper describes an inexpensive integrated circuit, the NE570 Compandor, which offers a pair of high performance gain control circuits featuring low distortion ( $<0.1 \%$ ), high signal-to-noise ratio $(90 \mathrm{~dB})$, and wide dynamic range (110dB).

## CIRCUIT BACKGROUND

The NE570 Compandor was originally designed to satisfy the requirements of the telephone system. When several telephone channels are multiplexed onto a common line, the resulting signal-to-noise ratio is poor and companding is used to allow a wider dynamic range to be passed through the channel. Figure 1 graphically shows what a compandor can do for the signal-to-noise ratio of a restricted dynamic range channel. The input level range of +20 to -80 dB is shown undergoing a 2-to-1 compression where a 2 dB input level change is compressed into a 1 dB output level change by the compressor. The original 100 dB of dynamic range is thus compressed to a 50 dB range for transmission through a restricted dynamic range channel. A complementary expansion on the receiving end restores the original signal levels and reduces the channel noise by as much as 45 dB .

The significant circuits in a compressor or expandor are the rectifier and the gain control element. The phone system requires a simple full-wave averaging rectifier with good accuracy, since the rectifier accuracy determines the (input) output level tracking accuracy. The gain cell determines the distortion and noise characteristics, and the phone system specifications here are very loose. These specs could have been met with a simple operational transconductance multiplier, or OTA, but the gain of an OTA is proportional to temperature and this is very undesirable. Therefore, a linearized transconductance multiplier was designed which is insensitive to temperature and offers low noise and low distortion performance. These features make the circuit useful in audio and data systems as well as in telecommunications systems.

## BASIC CIRCUIT HOOK-UP AND OPERATION

Figure 2 shows the block diagram of one half of the chip, (there are two identical channels on the IC). The full-wave averaging rectifier
provides a gain control current, $\mathrm{I}_{\mathrm{G}}$, for the variable gain ( $\Delta \mathrm{G}$ ) cell. The output of the $\Delta \mathrm{G}$ cell is a current which is fed to the summing node of the operational amplifier. Resistors are provided to establish circuit gain and set the output DC bias.


Figure 1. Restricted Dynamic Range Channel


Figure 2. Chip Biock Diagram (1 of 2 Channels)


Figure 3. Basic Expandor

The output of the expandor will bias up to:

$$
\begin{aligned}
& V_{\text {OUT }} D C=1+\frac{R_{3}}{R_{4}} V_{\text {REF }} \\
& V_{\text {REF }}=\left(1+\frac{20 \mathrm{k}}{30 \mathrm{k}}\right) 1.8 \mathrm{~V}=3.0 \mathrm{~V}
\end{aligned}
$$

The output will bias to 3.0 V when the internal resistors are used. External resistors may be placed in series with $R_{3}$, (which will affect the gain), or in parallel with $R_{4}$ to raise the DC bias to any desired value.


TC11861s
NOTES:

$$
\begin{aligned}
& \operatorname{GAIN}=\left(\frac{R_{1} R_{2} I_{\mathrm{B}}}{2 R_{3} V_{I N}(\mathrm{avg})}\right)^{1 / 2} \underbrace{}_{\mathrm{B}}=140 \mu \mathrm{~A} \\
& \text { "external components }
\end{aligned}
$$

Figure 4. Basic Compressor


Figure 5. Rectifier Concept

## CIRCUIT DETAILS - RECTIFIER

Figure 5 shows the concept behind the fullwave averaging rectifier. The input current to the summing node of the op amp, $\mathrm{V}_{\mathbb{N}} \mathrm{R}_{1}$, is supplied by the output of the op amp. If we can mirror the op amp output current into a unipolar current, we will have an ideal rectifier. The output current is averaged by $\mathrm{R}_{5}, \mathrm{CR}$, which set the averaging time constant, and


NOTE:
$I_{G}=2 \frac{V_{I N} \text { avg }}{R_{1}}$
Figure 6. Simplified Rectifier Schematic
then mirrored with a gain of 2 to become $\mathrm{I}_{\mathrm{G}}$, the gain control current.

Figure 6 shows the rectifier circuit in more detail. The op amp is a one-stage op amp, biased so that only one output device is on at a time. The non-inverting input, (the base of $Q_{1}$ ), which is shown grounded, is actually tied to the internal $1.8 \mathrm{~V} \mathrm{~V}_{\mathrm{REF}}$. The inverting input is tied to the op amp output, (the emitters of $Q_{5}$ and $Q_{6}$ ), and the input summing resistor $R_{1}$. The single diode between the bases of $Q_{5}$ and $Q_{6}$ assures that only one device is on at a time. To detect the output current of the op amp, we simply use the collector currents of the output devices $Q_{5}$ and $Q_{6}$. $Q_{6}$ will conduct when the input swings positive and $Q_{5}$ conducts when the input swings negative. The collector currents will be in error by the $a$ of $Q_{5}$ or $Q_{6}$ on negative or positive signal swings, respectively. ICs such as this have typical NPN $\beta \mathrm{s}$ of 200 and PNP $\beta \mathrm{s}$ of 40 . The a's of 0.995 and 0.975 will produce errors of $0.5 \%$ on negative swings and $2.5 \%$ on positive swings. The $1.5 \%$ average of these errors yields a mere 0.13 dB gain error.
At very low input signal levels the bias current of $Q_{2}$, (typically 50 nA ), will become significant as it must be supplied by $Q_{5}$. Another low level error can be caused by DC coupling into the rectifier. If an offset voltage exists between the $\mathrm{V}_{\mathbb{N}}$ input pin and the base of $\mathrm{Q}_{2}$, an error current of $\mathrm{V}_{\mathrm{OS}} / \mathrm{R}_{1}$ will be generated. A mere 1 mV of offset will cause an input current of 100 nA which will produce twice the error of the input bias current. For highest accuracy, the rectifier should be coupled into capacitively. At high input levels the $\beta$ of the $P N P Q_{6}$ will begin to suffer, and there will be an increasing error until the circuit saturates.

Saturation can be avoided by limiting the current into the rectifier input to $250 \mu \mathrm{~A}$. If necessary, an external resistor may be placed in series with $\mathrm{R}_{1}$ to limit the current to this value. Figure 7 shows the rectifier accuracy vs input level at a frequency of 1 kHz .


Figure 7. Rectifler Accuracy

At very high frequencies, the response of the rectifier will fall off. The roll-off will be more pronounced at lower input levels due to the increasing amount of gain required to switch between $Q_{5}$ or $Q_{6}$ conducting. The rectifier frequency response for input levels of 0 dBm , -20 dBm , and -40 dBm is shown in Figure 8. The response at all three levels is flat to well above the audio range.

op07840s
Figure 8. Rectifler Frequency Response vs Input Level

## VARIABLE GAIN CELL

Figure 9 is a diagram of the variable gain cell. This is a linerarized two-quadrant transconductance multiplier. $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ and the op amp provide a predistorted drive signal for the gain control pair, $Q_{3}$ and $Q_{4}$. The gain is controlled by $\mathrm{I}_{\mathrm{G}}$ and a current mirror provides the output current.
The op amp maintains the base and collector of $Q_{1}$ at ground potential ( $V_{\text {REF }}$ ) by controlling the base of $Q_{2}$. The input current $\mathrm{I}_{\mathbb{N}}$ ( $=V_{1 N} / R_{2}$ ) is thus forced to flow through $Q_{1}$ along with the current $I_{1}$, so $I_{C 1}=I_{1}+I_{\text {N }}$. Since $I_{2}$ has been set at twice the value of $l_{1}$, the current through $Q_{2}$ is:

$$
I_{2}-\left(I_{1}+I_{\mathbb{N}}\right)=I_{1}-I_{\mathbb{N}}=I_{\mathrm{C} 2}
$$

The op amp has thus forced a linear current swing between $Q_{1}$ and $Q_{2}$ by providing the proper drive to the base of $Q_{2}$. This drive signal will be linear for small signals, but very non-linear for large signals, since it is compensating for the non-linearity of the differential pair, $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$, under large signal conditions.
The key to the circuit is that this same predistorted drive signal is applied to the gain control pair, $Q_{3}$ and $Q_{4}$. When two differential pairs of transistors have the same signal applied, their collector current ratios will be identical regardless of the magnitude of the currents. This gives us:

$$
\frac{I_{C 1}}{I_{C 2}}=\frac{I_{C 4}}{I_{C 3}}=\frac{I_{1}+I_{N N}}{I_{1}-I_{N}}
$$

plus the relationships $I_{G}=I_{C 3}+I_{C 4}$ and $\mathrm{I}_{\mathrm{OUT}}=\mathrm{I}_{\mathrm{C4}}-\mathrm{I}_{\mathrm{C} 3}$ will yield the multiplier transfer function,


TC11890s
NOTE:
$I_{\text {OUT }}=\frac{I_{G}}{I_{1}} I_{\mathbb{N}}=\frac{I_{G} V_{I N}}{I_{2} R_{2}}$
Figure 9. SImplified $\Delta \mathbf{G}$ Cell Schematic
$I_{\text {OUT }}=\frac{I_{G}}{I_{1}} I_{I N}=\frac{V_{\mathbb{N}} I_{G}}{R_{2}} I_{1}$.
This equation is linear and temperature-insensitive, but it assumes ideal transistors.


If the transistors are not perfectly matched, a parabolic, non-linearity is generated, which results in second harmonic distortion. Figure 10 gives an indication of the magnitude of the distortion caused by a given input level and offset voltage. The distortion is linearly proportional to the magnitude of the offset and the input level. Saturation of the gain cell occurs at a +8 dBm level. At a nominal
operating level of 0 dBm , a 1 mV offset will yield $0.34 \%$ of second harmonic distortion. Most circuits are somewhat better than this, which means our overall offsets are typically about $1 / 2 \mathrm{mV}$. The distortion is not affected by the magnitude of the gain control current, and it does not increase as the gain is changed. This second harmonic distortion could be eliminated by making perfect transistors, but since that would be difficult, we have had to resort to other methods. A trim pin has been provided to allow trimming of the internal offsets to zero, which effectively eliminated second harmonic distortion. Figure 11 shows the simple trim network required.


Figure 11. THD Trim Network

Figure 12 shows the noise performance of the $\Delta \mathrm{G}$ cell. The maximum output level before clipping occurs in the gain cell is plotted along with the output noise in a 20 kHz bandwidth. Note that the noise drops as the gain is reduced for the first 20 dB of gain reduction. At high gains, the signal to noise ratio is 90 dB , and the total dynamic range from maximum signal to minimum noise is 110 dB .

Control signal feedthrough is generated in the gain cell by imperfect device matching and mismatches in the current sources, $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$. When no input signal is present, changing $I_{G}$ will cause a small output signal. The distortion trim is effective in nulling out any control signal feedthrough, but in general, the null for minimum feedthrough will be different than the null in distortion. The control signal feedthrough can be trimmed independently of distortion by tying a current source to the $\Delta \mathrm{G}$ input pin. This effectively trims $\mathrm{I}_{1}$. Figure 13 shows such a trim network.


Figure 12. Dynamic Range of NE570


Figure 13. Control Signal Feedthrough Trim

## OPERATIONAL AMPLIFIER

The main op amp shown in the chip block diagram is equivalent to a 741 with a 1 MHz bandwidth. Figure 14 shows the basic circuit. Split collectors are used in the input pair to reduce $\mathrm{g}_{\mathrm{M}}$, so that a small compensation capacitor of just 10 pF may be used. The output stage, although capable of output currents in excess of 20 mA , is biased for a low quiescent current to conserve power When driving heavy loads, this leads to a small amount of crossover distortion.

## RESISTORS

Inspection of the gain equations in Figures 3 and 4 will show that the basic compressor and expandor circuit gains may be set entirely by resistor ratios and the internal voltage reference. Thus, any form of resistors that match well would suffice for these simple hook-ups, and absolute accuracy and temperature coefficient would be of no importance. However, as one starts to modify the gain equation with external resistors, the internal resistor accuracy and tempco be-
come very significant. Figure 15 shows the effects of temperature on the diffused resistors which are normally used in integrated circuits, and the ion-implanted resistors which are used in this circuit. Over the critical $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ temperature range, there is a $10-\mathrm{to}-1$ improvement in drift from a $5 \%$ change for the diffused resistors, to a $0.5 \%$ change for the implemented resistors. The implanted resistors have another advantage in that they can be made $1 / 7$ the size of the diffused resistors due to the higher resistivity. This saves a significant amount of chip area.


Figure 14. Operational Amplifier


Figure 15. Resistance vs Temperature

## NE/SA572 Programmable Analog Compandor

## Product Specification

## DESCRIPTION

The NE572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to detect the average value of input signal, a linearized, temperature-compensated variable gain cell ( $\Delta \mathrm{G}$ ) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low frequency gain control ripple distortion over previous compandors.
The NE572 is intended for noise reduction in high-performance audio systems. It can also be used in a wide range of communication systems and video recording applications.

## FEATURES

- Independent control of attack and recovery time
- Improved low frequency gain control ripple
- Complementary gain compression and expansion with external op amp
- Wide dynamic range - greater than 110dB
- Temperature-compensated gain control
- Low distortion gain cell
- Low noise $-6 \mu \mathrm{~V}$ typical
- Wide supply voltage range -6V-22V
- System level adjustable with external components


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE572D |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE572N |
| 16 -Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572D |
| 16 -Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572F |
| 16 -Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA572N |

## BLOCK DIAGRAM



PIN CONFIGURATION

| D, N, F Packages ${ }^{1}$ |  |
| :---: | :---: |
| anck trma ${ }^{\text {a }}$ | $1]^{\text {vcc }}$ |
| recove capa 2 | 15.5 track trim ${ }^{\text {b }}$ |
| rectrima 3 | 190 recov. Cap e |
| attack capa 4 | 13 Rect in b |
| agouta 5 | 12] attack cap ${ }^{\text {a }}$ |
| Tho trim a 6 | (11) د6 out 8 |
| دGina ${ }^{1}$ | (10] тно тамм в |
| Grouno 8 | 9. 16 INB |
|  |  |

NOTE:

1. D package released in large SO (SOL) package only.

## APPLICATIONS

- Dynamic noise reduction system
- Voltage control amplifier
- Stereo expandor
- Automatic level control
- High-level limiter
- Low-level noise gate
- State variable filter

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{C C}$ | Supply voltage | 22 | $\mathrm{~V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range <br> NE572 <br> SA572 | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation | 500 | mW |

DC ELECTRICAL CHARACTERISTICS Standard test conditions (unless otherwise noted) $V_{C C}=15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$; Expandor mode (see Test Circuit). Input signals at unity gain level ( 0 dB ) $=100 \mathrm{mV}$ RMS at 1 kHz ; $V_{1}=V_{2} ; R_{2}=3.3 \mathrm{k} \Omega ; R_{3}=17.3 \mathrm{k} \Omega$.


## TEST CIRCUIT



## AUDIO SIGNAL PROCESSING IC COMBINES VCA AND FAST ATTACK/SLOW RECOVERY LEVEL SENSOR

In high-performance audio gain control applications, it is desirable to independently control the attack and recovery time of the gain control signal. This is true, for example, in compandor applications for noise reduction. In high end systems the input signal is usually split into two or more frequency bands to optimize the dynamic behavior for each band. This reduces low frequency distortion due to control signal nipple, phase distortion, high frequency channel overload and noise modulation. Because of the expense in hardware, multiple band signal processing up to now was limited to professional audio applications.
With the introduction of the Signetics NE572 this high-performance noise reduction concept becomes feasible for consumer hi fi applications. The NE572 is a dual channel gain control IC. Each channel has a linearized, temperature-compensated gain cell and an improved level sensor. In conjunction with an external low noise op amp for current-tovoltage conversion, the VCA features low distortion, low noise and wide dynamic range.

The novel level sensor which provides gain control current for the VCA gives lower gain control ripple and independent control of fast attack, slow recovery dynamic response. An attack capacitor $C_{A}$ with an internal 10 k resistor $R_{A}$ defines the attack time $t_{A}$. The recovery time $t_{R}$ of a tone burst is defined by a recovery capacitor $C_{R}$ and an internal 10k resistor $R_{R}$. Typical attack time of 4 ms for the high-frequency spectrum and 40 ms for the low frequency band can be obtained with $0.1 \mu \mathrm{~F}$ and $1.0 \mu \mathrm{~F}$ attack capacitors, respectively. Recovery time of 200 ms can be obtained with a $4.7 \mu \mathrm{~F}$ external capacitor. With the recovery capacitor added in the level sensor, the gain control ripple for low frequency signals is much lower than that of a simple RC nipple filter. As a result, the residual third harmonic distortion of low frequency signal in a two quad transconductance amplifier is greatly improved. With the $1.0 \mu \mathrm{~F}$ attack capacitor and $4.7 \mu \mathrm{~F}$ recovery capacitor for a 100 Hz signal, the third harmonic distortion is improved by more than 10 dB over the simple RC ripple filter with a single $1.0 \mu \mathrm{~F}$ attack and recovery capacitor, while the attack time remains the same.

The NE572 is assembled in a standard 16 -pin dual in-line plastic package and in oversized

SOL package. It operates over a wide supply range from 6 V to 22 V . Supply current is less than 6 mA . The NE572 is designed for consumer application over a temperature range $0-70^{\circ} \mathrm{C}$. The SA572 is intended for applications from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## NE572 BASIC APPLICATIONS

## Description

The NE572 consists of two linearized, temp-erature-compensated gain cells ( $\Delta \mathrm{G}$ ), each with a full-wave rectifier and a buffer amplifier as shown in the block diagram. The two channels share a 2.5 V common bias reference derived from the power supply but otherwise operate independently. Because of inherent low distortion, low noise and the capability to linearize large signals, a wide dynamic range can be obtained. The buffer amplifiers are provided to permit control of attack time and recovery time independent of each other. Partitioned as shown in the block diagram, the IC allows flexibility in the design of system levels that optimize DC shift, ripple distortion, tracking accuracy and noise floor for a wide range of application requirements.

## Gain Cell

Figure 1 shows the circuit configuration of the gain cell. Bases of the differential pairs $Q_{1}-Q_{2}$ and $Q_{3}-Q_{4}$ are both tied to the output and inputs of OPA $\mathrm{A}_{1}$. The negative feedback through $Q_{1}$ holds the $V_{B E}$ of $Q_{1}-Q_{2}$ and the $V_{B E}$ of $Q_{3}-Q_{4}$ equal. The following relationship can be derived from the transistor model equation in the forward active region.

$$
\Delta V_{B E_{Q 3}-Q 4}=\Delta_{B_{Q 1-Q 2}}
$$

$$
\begin{aligned}
& \left(V_{B E}=V_{T} I_{n} I C / I S\right) \\
& V_{T} I_{n}\left(\frac{1 / 2 l_{G}+1 / 2 l_{0}}{I_{S}}\right)-V_{T} I_{n}\left(\frac{1 / 2 l_{G}-1 / 2 l_{0}}{I_{S}}\right) \\
& =V_{T} \ln \left(\frac{l_{1}+I_{I N}}{I_{S}}\right)-V_{T} I_{n}\left(\frac{I_{2}-I_{1}-I_{\mathbb{N}}}{I_{S}}\right)(2) \\
& \text { where } I_{I N}=\frac{V_{\mathbb{N}}}{R_{1}} \\
& R_{1}=6.8 \mathrm{k} \Omega \\
& I_{1}=140 \mu \mathrm{~A} \\
& I_{2}=280 \mu \mathrm{~A}
\end{aligned}
$$

$I_{0}$ is the differential output current of the gain cell and $\mathrm{I}_{\mathrm{G}}$ is the gain control current of the gain cell.
If all transistors $Q_{1}$ through $Q_{4}$ are of the same size, equation (2) can be simplified to:

$$
\begin{equation*}
I_{0}=\frac{2}{I_{2}} \cdot I_{N} \cdot I_{G}-\frac{1}{I_{2}}\left(I_{2}-2 I_{1}\right) \cdot I_{G} \tag{3}
\end{equation*}
$$

The first term of Equation 3 shows the multiplier relationship of a linearized two quadrant transconductance amplifier. The second term is the gain control feedthrough due to the mismatch of devices. In the design, this has been minimized by large matched devices and careful layout. Offset voltage is caused by the device mismatch and it leads to even harmonic distortion. The offset voltage can be trimmed out by feeding a current source within $\pm 25 \mu \mathrm{~A}$ into the THD trim pin.


Figure 1. Basic Gain Cell Schematic

The residual distortion is third harmonic distortion and is caused by gain control ripple. In a compandor system, available control of fast attack and slow recovery improve ripple distortion significantly. At the unity gain level of 100 mV , the gain cell gives THD (total harmonic distortion) of $0.17 \%$ typ. Output noise with no input signals is only $6 \mu \mathrm{~V}$ in the audio spectrum ( $10 \mathrm{~Hz}-20 \mathrm{kHz}$ ). The output current lo must feed the virtual ground input of an operational amplifier with a resistor from output to inverting input. The non-inverting input of the operational amplifier has to be biased at $V_{\text {REF }}$ if the output current $I_{0}$ is $D C$ coupled.

## Rectifier

The rectifier is a full-wave design as shown in Figure 2. The input voltage is converted to current through the input resistor $\mathrm{R}_{2}$ and turns on either $Q_{5}$ or $Q_{6}$ depending on the
signal polarity. Deadband of the voltage to current converter is reduced by the loop gain of the gain block $A_{2}$. If $A C$ coupling is used, the rectifier error comes only from input bias current of gain block $A_{2}$. The input bias current is typically about 70nA. Frequency response of the gain block $A_{2}$ also causes second-order error at high frequency. The collector current of $Q_{6}$ is mirrored and summed at the collector of $Q_{5}$ to form the full wave rectified output current $\mathrm{I}_{\mathrm{R}}$. The rectifier transfer function is

$$
\begin{equation*}
I_{R}=\frac{V_{I N}-V_{R E F}}{R_{2}} \tag{4}
\end{equation*}
$$

If $V_{I N}$ is $A C$-coupled, then the equation will be reduced to:

$$
I_{\mathrm{RAC}}=\frac{\mathrm{V}_{\mathrm{IN}}(\mathrm{AVG})}{R_{2}}
$$



Figure 2. Simplified Rectifier Schematic


TC11972s

The internal bias scheme limits the maximum output current $\mathrm{I}_{\mathrm{R}}$ to be around $300 \mu \mathrm{~A}$. Within a $\pm 1 \mathrm{~dB}$ error band the input range of the rectifier is about 52 dB .

## Buffer Amplifier

In audio systems, it is desirable to have fast attack time and slow recovery time for a tone burst input. The fast attack time reduces transient channel overload but also causes low-frequency nipple distortion. The low-frequency nipple distortion can be improved with the slow recovery time. If different attack times are implemented in corresponding frequency spectrums in a split band audio system, high quality performance can be achieved. The buffer amplifier is designed to make this feature available with minimum external components. Referring to Figure 3, the rectifier output current is mirrored into the input and output of the unipolar buffer amplifier $A_{3}$ through $Q_{8}, Q_{9}$ and $Q_{10}$. Diodes $D_{11}$ and $D_{12}$ improve tracking accuracy and provide common-mode bias for $A_{3}$. For a posi-tive-going input signal, the buffer amplifier acts like a voltage-follower. Therefore, the output impedance of $\mathrm{A}_{3}$ makes the contribution of capacitor CR to attack time insignificant. Neglecting diode impedance, the gain $\mathrm{Ga}(\mathrm{t})$ for $\Delta \mathrm{G}$ can be expressed as follows:

$$
\begin{aligned}
& G a(t)=\left(G a_{I N T}-G a_{F N L}\right) e^{\frac{-t}{\tau_{A}}}+G a_{F N L} \\
& G a_{I N T}=\text { Initial Gain } \\
& G a_{F N L}=\text { Final Gain } \\
& \tau_{A}=R_{A} \cdot C A=10 k \cdot C A
\end{aligned}
$$

where $\tau_{A}$ is the attack time constant and $R_{A}$ is a 10 k internal resistor. Diode $D_{15}$ opens the feedback loop of $A_{3}$ for a negative-going signal if the value of capacitor CR is larger than capacitor CA. The recovery time depends only on $C R \cdot R_{R}$. If the diode impedance is assumed negligible, the dynamic gain $G_{R}(t)$ for $\Delta G$ is expressed as follows.

$$
\begin{aligned}
& G_{R}(t)=\left(G_{R} \operatorname{NT}-G_{R ~ F N L}\right) e^{\frac{-t}{\tau_{R}}}+G_{R F N L} \\
& \tau R=R_{R} \cdot C R=10 k \cdot C R
\end{aligned}
$$

where $\tau \mathrm{R}$ is the recovery time constant and $R_{R}$ is a 10 k internal resistor. The gain control current is mirrored to the gain cell through $Q_{14}$. The low level gain errors due to input bias current of $A_{2}$ and $A_{3}$ can be trimmed through the tracking trim pin into $A_{3}$ with a current source of $\pm 3 \mu \mathrm{~A}$.

Figure 3. Buffer Ampilifer Schematic


Figure 4. Basic Expandor Schematic

## Basic Expandor

Figure 4 shows an application of the circuit as a simple expandor. The gain expression of the system is given by

$$
\begin{aligned}
& \frac{V_{\text {OUT }}}{V_{I N}}=\frac{2}{I_{1}} \cdot \frac{R_{3} \cdot V_{I N(A V G)}}{R_{2} \cdot R_{1}} \\
& \left(I_{1}=140 \mu \mathrm{~A}\right)
\end{aligned}
$$

Both the resistors $R_{1}$ and $R_{2}$ are tied to internal summing nodes. $R_{1}$ is a 6.8 k internal resistor. The maximum input current into the gain cell can be as large as $140 \mu \mathrm{~A}$. This corresponds to a voltage level of $140 \mu \mathrm{~A}$. $6.8 k=952 \mathrm{mV}$ peak. The input peak current
into the rectifier is limited to $300 \mu \mathrm{~A}$ by the internal bias system. Note that the value of $R_{1}$ can be increased to accommodate higher input level. $R_{2}$ and $R_{3}$ are external resistors. It is easy to adjust the ratio of $R_{3} / R_{2}$ for desirable system voltage and current levels. A small $R_{2}$ results in higher gain control current and smaller static and dynamic tracking error. However, an impedance buffer $A_{1}$ may be necessary if the input is voltage drive with large source impedance.

The gain cell output current feeds the summing node of the external OPA $A_{2} . R_{3}$ and $A_{2}$ convert the gain cell output current to the output voltage. In high-performance applications, $A_{2}$ has to be low-noise, high-speed and
wide band so that the high-performance output of the gain cell will not be degraded. The non-inverting input of $A_{2}$ can be biased at the low noise internal reference Pin 6 or 10. Resistor $R_{4}$ is used to bias up the output DC level of $A_{2}$ for maximum swing. The output $D C$ level of $A_{2}$ is given by
$V_{O D C}=V_{\text {REF }}\left(1+\frac{R_{3}}{R_{4}}\right)-V_{B} \frac{R_{3}}{R_{4}}$
$V_{B}$ can be tied to a regulated power supply for a dual supply system and be grounded for a single supply system. CA sets the attack time constant and CR sets the recovery time constant.

## Programmable Analog Compandor

## Basic Compressor

Figure 5 shows the hook-up of the circuit as a compressor. The IC is put in the feedback loop of the OPA $A_{1}$. The system gain expression is as follows:
$\frac{V_{\text {OUT }}}{V_{I N}}=\left(\frac{I_{1}}{2} \cdot \frac{R_{2} \cdot R_{1}}{R_{3} \cdot V_{I N(A V G)}}\right)^{1 / 2}$
$R_{D C 1}, R_{D C 2}$, and CDC form a $D C$ feedback for $A_{1}$. The output $D C$ level of $A_{1}$ is given by

$$
\begin{align*}
V_{O D C}= & V_{R E F}\left(1+\frac{R_{D C 1}+R_{D C 2}}{R_{4}}\right) \\
& -V_{B} \cdot\left(\frac{R_{D C 1}+R_{D C 2}}{R_{4}}\right) \tag{8}
\end{align*}
$$

The zener diodes $D_{1}$ and $D_{2}$ are used for channel overload protection.
Basic Compandor System
The above basic compressor and expandor can be applied to systems such as tape/disc noise reduction, digital audio, bucket brigade delay lines. Additional system design techniques such as bandlimiting, band splitting, pre-emphasis, de-emphasis and equalization are easy to incorporate. The IC is a versatile functional block to achieve a high performance audio system. Figure 6 shows the system level diagram for reference.


Figure 5. Basic Compressor Schematic


Figure 6. NE572 System Level

## DESCRIPTION

The NE575 is a dual gain-control circuit designed for low voltage applications. The NE575's channel 1 is an expandor, while channel 2 can be configured either for expandor, compressor, or automatic level controller (ALC) application.

## FEATURES

- Operating voltage range from 3 to 7V
- Reference voltage of $100 \mathrm{mV} \mathrm{VMS}=0 \mathrm{~dB}$
- One dedicated summing op amp per channel and two extra uncommitted op amps
- $600 \Omega$ drive capability
- Single or split supply operation
- Wide input/output swing capability.

APPLICATIONS

- Portable communications
- Cellular radio
- Cordless telephone
- Consumer audio
- Portable broadcast mixers
- Wireless microphones
- Modems
- Electric organs

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE575N |
| 20 -Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE575D |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 8 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}$, $0 \mathrm{~dB}=100 \mathrm{mV}$, expander mode, $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, Figure 1 , unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | Limits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| For compandor, inciuding summing amplifier |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage ${ }^{1}$ |  | 3 | 5 | 7 | V |
| lcc | Supply current | No signal | 3 | 4 | 5.5 | mA |
| $\mathrm{R}_{\mathrm{L}}$ | Summing amp output load |  | 10 |  |  | $\mathrm{k} \Omega$ |
| THD | Total harmonic distortion | 1 kHz , OdB, $\mathrm{BW}=3.5 \mathrm{kHz}$ |  | 0.13 | 1.0 | \% |
| eno | Output voltage noise | $\mathrm{BW}=20 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | 6 | 20 | $\mu \mathrm{V}$ |
| OdB | Unity gain level | 1 kHz | -1.0 |  | 1.0 | dB |
| $\mathrm{V}_{\text {OS }}$ | Output voltage offset | no signal | -100 |  | 100 | mV |
|  | Output DC shift | no signal to OdB | -50 | 10 | 50 | mV |
|  | Tracking error | $1 \mathrm{kHz},+6 \mathrm{~dB}$ to -30 dB | -0.5 |  | +0.5 | dB |
|  | Crosstalk | $1 \mathrm{kHz}, \mathrm{OdB}, \mathrm{C}_{\text {REF }}=220 \mu \mathrm{~F}$ |  | -80 | -65 | dB |
| For operational ampiifier |  |  |  |  |  |  |
| $\mathrm{V}_{0}$ | Output swing | $\mathrm{V}_{\mathrm{P} . \mathrm{P},} \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{CC}}-0.4$ | $\mathrm{v}_{\mathrm{cc}}-0.2$ |  | v |
| $\mathrm{R}_{\mathrm{L}}$ | Output load | 1 kHz | 600 |  |  | $\Omega$ |
| CMR | Input common-mode range |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| CMRR | Common-mode rejection ratio |  | 60 | 80 |  | dB |
| $\mathrm{I}_{\mathrm{B}}$ | Input bias current | $\mathrm{V}_{1 \mathrm{~N}}=0.5 \mathrm{~V}-4.5 \mathrm{~V}$ | -0.3 |  | 0.3 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OS}}$ | Input offset voltage |  | -10 | 3 | 10 | mV |
| Avol | Open-loop gain | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 80 | 90 |  | dB |
| SR | Slew rate | unity gain |  | 1 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| GBW | Bandwidth | unity gain |  | 3 |  | MHz |
| eni | Input voltage noise | $\mathrm{BW}=20 \mathrm{kHz}$ |  | 2.5 |  | $\mu \mathrm{V}$ |
| PSRR | Power supply rejection ratio | $1 \mathrm{kHz}, 250 \mathrm{mV}$ |  | 60 |  | dB |

NOTE:

1. The IC remains functional down to 2 V .

## Low Voltage Compandor



Left channel in expander mode; right channel in compressor mode.
For additional information, call the factory.
Figure 1. Typical Appilcation

## DESCRIPTION

The NE5240 is a two channel decoder for the Dolby Digital Audio System. *The IC includes input latches to separate two channels of audio and control data, a precision internal voltage reference, and digital/analog signal processing circuitry for each channel. The IC design is implemented in a bipolar process to achieve low noise, low distortion, and wide dynamic range.

NOTE:
*Available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, from whom licensing and applications information must be obtained. Dolby is a registered trademark of Dolby Laboratories Licensing Corporation, San Francisco, California.

NE5240
Dolby Digital Audio Decoder
Preliminary Specification

## FEATURES

- Wide dynamic range - 85dB
- Low distortion $0.05 \%$ @ $1 k H z$, $-10 \mathrm{~dB}$
- TTL and CMOS compatible logic inputs
- Audio bandwidth $-\mathbf{3 0 H z}$ to 15kHz


## APPLICATIONS

- High quality digital transmission of audio data
- Satellite reception
- Cable TV
- Microwave distribution systems

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $28-$ Pin SO | 0 to $+70^{\circ} \mathrm{C}$ | NE5240D |
| 28 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE5240N |

PIN CONFIGURATION


Dolby Digital Audio Decoder

## BLOCK DIAGRAM



[^1]One channel of the application shown with external components.

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{S}$ | Analog supply voltage | +15 | V |
| $\mathrm{~V}_{\mathrm{DD}}$ | Logic supply voltage | +7 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead temperature (soldering, 60 sec ) | +300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS All specifications are at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{~V}_{D D}=5 \mathrm{~V}$.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{C C}$ | Analog voltage supply range |  | 10 | 12 | 14 | V |
| $V_{D D}$ | Logic voltage supply range |  | 4.5 | 5 | 5.5 | V |
| $l_{\text {cc }}$ | Supply current | $\mathrm{V}_{\text {CC }}=12 \mathrm{~V}$ | 10 | 24 | 35 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current | $V_{D D}=5 \mathrm{~V}$ | 5 | 12 | 18 | mA |
| $\mathrm{V}_{\mathrm{H}}$ | Input voltage high |  | 2 |  | 5 | V |
| $\mathrm{V}_{\text {iL }}$ | Input voltage low |  | 0 |  | 0.8 | V |
| IL | Input current low | $V_{D D}=4.5 \mathrm{~V}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input current high |  |  | 1 | 100 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{5}$ | Setup time |  | 150 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold time |  | 150 |  |  | ns |
| $\mathrm{I}_{\mathrm{B}}$ | Input buffers, Pins 7, 9, 20, 22 | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}$ |  |  | 100 | nA |
| $\mathrm{R}_{\mathrm{L}}$ | Summing amp output load |  | 5 |  |  | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {OS }}$ | Output offset voltage |  |  | 0.1 | 0.6 | V |
| $\mathrm{V}_{\text {Os }}$ | Output offset change | 10\%-SBD-70\% |  | $\pm 5$ | $\pm 20$ | mV |
| $\mathrm{V}_{\text {REF }}$ | Reference voltage |  | 5.5 | 0.5 V cc | 6.5 | V |

## AC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS ${ }^{2}$ | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{0}$ | Full-Scale output, OdB | $\mathrm{f}=100 \mathrm{~Hz}$ |  | 1.8 |  | $V_{\text {RMS }}$ |
|  | Absolute output level | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{SSD}=40 \%$ | 93 | 118 | 150 | mV VMS |
|  | Channel balance | $\mathrm{f}=1 \mathrm{kHz}, 20 \%$-SSD-70\% | -1.5 |  | 1.5 | dB |
|  | Step-Size linearity | $\mathrm{f}=1 \mathrm{kHz}, 20 \%-$ SSD-70\% | -1.5 |  | 1.5 | dB |
|  | Step-Size linearity | $f=100 \mathrm{~Hz}, \mathrm{SSD}=90 \%$ | -2.5 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $\mathrm{f}=2 \mathrm{kHz}, \mathrm{SBD}=10 \%$ | -1.0 |  | 1.0 | dB |
| $f_{\text {R }}$ | Frequency response | $\mathrm{f}=5 \mathrm{kHz}, \mathrm{SBD}=20 \%$ | -1.0 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $\mathrm{f}=7 \mathrm{kHz}$, SBD $=30 \%$ | -1.0 |  | 1.0 | dB |
| $\mathrm{f}_{\mathrm{R}}$ | Frequency response | $\mathrm{f}=8 \mathrm{kHz}, \mathrm{SBD}=40 \%$ | -1.0 |  | 1.0 | dB |
| $f_{\text {f }}$ | Frequency response | $f=10 \mathrm{kHz}$, SBD $=50 \%$ | -1.0 |  | 1.0 | dB |
| $f_{\text {R }}$ | Frequency response (all WRT 100 Hz ) | $\begin{aligned} & f=12 \mathrm{kHz}, \mathrm{SBD}=60 \% \\ & f=14 \mathrm{kHz}, \mathrm{SBD}=70 \% \end{aligned}$ | $\begin{aligned} & -1.0 \\ & -1.5 \end{aligned}$ |  | $\begin{aligned} & 1.0 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| S/N | Dynamic range | SSD $=70 \%$, CCIR/ARM | 80 | 85 |  | dB |
| THD | Harmonic distortion | $\mathrm{f}=1 \mathrm{kHz},-3 \mathrm{~dB}$ |  | 0.1 | 0.5 | \% |
| THD | Harmonic distortion Channel separation | $\begin{gathered} f=1 \mathrm{kHz},-10 \mathrm{~dB} \\ \mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{~dB} \end{gathered}$ | 60 | $\begin{gathered} 0.05 \\ 75 \end{gathered}$ | 0.2 | $\begin{aligned} & \% \\ & d B \end{aligned}$ |
| PSRR | Power supply rejection ratio ${ }^{1}$ | $f=1 \mathrm{kHz}$ |  | 60 |  | dB |

NOTES:

1. PSRR depends on value of capacitor on Pin 16.
2. The duty cycle of SSD and SBD control data is $10 \%$, unless otherwise noted.

## NE/SE5410 10-Bit High-Speed Multiplying D/A Converter

Product Specification

## DESCRIPTION

The NE5410/SE5410 are 10-bit Multiplying Digital-to-Analog Converters pinand function-compatible with the indus-try-standard MC3410, but with improved performance. These are capable of highspeed performance, and are used as general-purpose building blocks in cost effective D/A systems.

The NE/SE5410 provides complete 10bit accuracy and differential non-linearity over temperature, and a wide compliance voltage range. Segmented current sources, in conjunction with an R/2R DAC, provide the binary weighted currents. The output buffer amplifier and voltage reference have been omitted to allow greater speed, lower cost, and maximum user flexibility.

## FEATURES

- Pln- and function-compatible with MC3410
- 10-bit resolution and accuracy ( $\pm 0.05 \%$ )
- Guaranteed differential nonlinearlty over temperature
- Wide compliance voltage range --2.5 to +2.5V
- Fast settling time $-250 n s$ typical
- Digital inputs are TTL- and CMOS-compatible
- High-speed multiplying input slew rate - 20mA/ $\mu \mathrm{s}$
- Reference amplifier internallycompensated
- Standard supply voltages +5 V and -15V


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| $16-$ Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE5410F |
| $16-$ Pin Cerdip | -55 to $+125^{\circ} \mathrm{C}$ | SE5410F |

## BLOCK DIAGRAM



PIN CONFIGURATION


## APPLICATIONS

- Successive approximatlon A/D converters
- High-speed, automatic test equipment
- High-speed modems
- Waveform generators
- CRT displays
- Strip CHART and X-Y plotters
- Programmable power supplies
- Programmable gain and attenuation


## 10-Bit High-Speed Multiplying D/A Converter

ABSOLUTE MAXIMUM RATINGS $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Power supply | +7.0 | $V_{D C}$ |
| $V_{\text {EE }}$ |  | -18 | $V_{D C}$ |
| $V_{1}$ | Digital input voltage | +15 | $V_{D C}$ |
| $V_{0}$ | Applied output voltage | +4, -5.0 | $V_{D C}$ |
| $I_{\text {REF (16) }}$ | Reference current | 2.5 | mA |
| $V_{\text {REF }}$ | Reference amplifier inputs | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{EE}}$ | $V_{\text {DC }}$ |
| $V_{\text {REF (D) }}$ | Reference amplifier differential inputs | 0.7 | $\mathrm{V}_{\mathrm{DC}}$ |
| $\mathrm{T}_{\text {A }}$ | Operating temperature range <br> SE5410 <br> NE5410 | $\begin{gathered} -55 \text { to }+125 \\ 0 \text { to }+70 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TJ | Junction temperature Ceramic package | +150 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $P_{\text {D }}$ | Maximum power dissipation $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { (still-air) }{ }^{1}$ | 1190 | mW |

NOTE:

1. Derate above $25^{\circ} \mathrm{C}$ at the following rate:
$F$ package at $9.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$.
DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{E E}=-15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{l}_{\mathrm{REF}}=2.0 \mathrm{~mA}$, all digital inputs at high logic level. SE5410: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, NE5410 Series: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\epsilon_{\text {R }}$ | Relative accuracy <br> (Error relative to full scale $\mathrm{l}_{\mathrm{o}}$ ) | Over temperature |  | $\pm 0.025$ | $\pm 0.05$ | \% |
|  |  |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
|  | Differential non-linearity | Over temperature |  | $\pm 0.025$ | $\pm 0.05$ | \% |
|  |  |  |  | $\pm 1 / 4$ | $\pm 1 / 2$ | LSB |
| ts | Settling time to within $\pm 1 / 2$ LSB (all bits low to high) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay time | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 35 \\ & 20 \end{aligned}$ |  | ns |
| TClo | Output full-scale current drift |  |  | 20 | 40 | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $V_{\text {IH }}$ | Digital input logic levels (all bits) <br> High level, Logic "1" <br> Low level, Logic " 0 ' |  | 2.0 |  | 0.8 | $V_{D C}$ |
| $\begin{aligned} & \mathrm{I}_{\mathrm{H}} \\ & \mathrm{I}_{\mathrm{LL}} \end{aligned}$ | Digital input current (all bits) <br> High level, $\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}$ <br> Low level, $\mathrm{V}_{\mathrm{H}}=0.8 \mathrm{~V}$ |  |  |  | $\begin{gathered} 20 \\ -20 \end{gathered}$ | $\mu \mathrm{A}$ |
| $I_{\text {REF (15) }}$ | Reference input bias current (Pin 15) |  |  | -1.0 | -5.0 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{OH}}$ | Output current (all bits high) | $\begin{gathered} V_{\mathrm{REF}}=2.000 \mathrm{~V} \\ \mathrm{R}_{16}=1000 \Omega \end{gathered}$ | 3.937 | 3.996 | 4.054 | mA |
| loL | Output current (all bits low) | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0 | 0.4 | $\mu \mathrm{A}$ |
| $V_{0}$ | Output voltage compliance | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \epsilon_{\mathrm{R}}<0.050 \% \\ \text { relative to full-scale } \end{gathered}$ |  |  | $\begin{aligned} & -2.5 \\ & +2.5 \end{aligned}$ | $V_{D C}$ |
| SR IREF | Reference amplifier slew rate |  |  | 20 |  | $\mathrm{mA} / \mu \mathrm{s}$ |

DC ELECTRICAL CHARACTERISTICS (Continued) $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}_{\mathrm{DC}}, \mathrm{V}_{E E}=-15 \mathrm{~V}_{\mathrm{DC}}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}$, all digital inputs at high logic level. SE5410: $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, NE5410 Series: $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | LImits |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ST $\mathrm{I}_{\text {Ref }}$ | Reference amplifier settling time | 0 to $4.0 \mathrm{~mA}, \pm 0.1 \%$ |  | 2.0 |  | $\mu \mathrm{s}$ |
| PSRR( -1 | Output current power supply sensitivity |  |  | 0.003 | 0.01 | \%/\% |
| $\mathrm{C}_{0}$ | Output capacitance | $\mathrm{V}_{\mathrm{O}}=0$ |  | 25 |  | pF |
| $\mathrm{C}_{1}$ | Digital input capacitance (all bits high) |  |  | 4.0 |  | pF |
| $\begin{aligned} & \mathrm{ICC}^{\prime} \\ & \mathrm{I}_{\mathrm{EE}} \\ & \hline \end{aligned}$ | Power supply current (all bits low) |  |  | $\begin{array}{r} +2 \\ -12 \end{array}$ | $\begin{gathered} +4 \\ -18 \end{gathered}$ | mA |
| $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{\mathrm{EE}} \end{aligned}$ | Power supply voltage range | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{O}}=0 \end{gathered}$ | $\begin{gathered} +4.75 \\ -14.25 \end{gathered}$ | $\begin{aligned} & +5.0 \\ & -15 \end{aligned}$ | $\begin{gathered} +5.25 \\ -15.75 \end{gathered}$ | $V_{D C}$ |
|  | Power consumption |  |  | 190 | 300 | mW |




Opiossos
Figure 3. Power Supply Currents vs Temperature


OP10340s
Figure 2. Maximum Output Compllance Voltage vs Temperature


Figure 4. Reference Ampllfier Frequency Response

## CIRCUIT DESCRIPTION

The NE5410 consists of four segment current sources which generate the 2 Most Significant Bits (MSBs), and an R/2R DAC implemented with ion-implanted resistors for scaling the remaining 8 Least Significant Bits (LSBs) (see Figure 5). This approach provides complete 10-bit accuracy without trimming.
The individual bit currents are switched ON or OFF by fully-differential current switches. The switches use current steering for speed.

An on-chip high slew reference current amplifier drives the R/2R ladder and segment decoder. The currents are scaled in such a way that, with all bits on, the maximum output current is two times 1023/1024 of the reference amplifier current, or nominally 3.996 mA for a 2.000 mA reference input current. The reference amplifier allows the user to provide a voltage input: out-board resistor R16 (see Figure 6) converts this voltage to a usable current. A current mirror doubles this reference current and feeds it to the segment
decoder and resistor ladder. Thus, for a reference voltage of 2.0 V and a $1 \mathrm{k} \Omega$ resistor tied to Pin 16, the full-scale current is approximately 4.0 mA . This relationship will remain regardless of the reference voltage polarity.

Connections for a positive reference voltage are shown in Figure 6a. For negative reference voltage inputs, or for bipolar reference voltage inputs in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. For a negative reference input, R16 should be grounded (Figure 6b). In addition, the negative voltage reference must be at least $3 V$ above the $V_{E E}$ supply voltage for best operation. Bipolar input signals may be handled by connecting R16 to a positive voltage equal to the peak positive input level at Pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5 V logic supply is not recommended as a reference voltage. If a well regulated 5.0 V supply, which drives logic, is to be used as the reference, R16 should be decoupled by
connecting it to the +5.0 V logic supply through another resistor and bypassing the junction of the two resistors with a $0.1 \mu \mathrm{~F}$ capacitor to ground.

The reference amplifier is internally-compensated with a 10 pF feed-forward capacitor, which gives it its high slew rate and fast settling time. Proper phase margin is maintained with all possible values of R16 and reference voltages which supply 2.0 mA reference current into Pin 16. The reference current can also be supplied by a high impedance current source of 2.0 mA . As R16 increases, the bandwidth of the amplifier decreases slightly and settling time increases. For a current source with a dynamic output impedance of $1.0 \mathrm{M} \Omega$, the bandwidth of the reference amplifier is approximately half what it is in the case of R16 $=1.0 \mathrm{k} \Omega$, and settling time is $\approx 10 \mu \mathrm{~s}$. The reference amplifier phase margin decreases as the current souce value decreases in the case of a current source reference, so that the minimum reference current supplied from a current source is 0.5 mA for stability.


Figure 5. NE5410 Equivalent Circuit


## OUTPUT VOLTAGE <br> COMPLIANCE

The output voltage compliance ranges from -2.5 to +2.5 V . As shown in Figure 2, this compliance range is nearly constant over temperature. At the temperature extremes, however, the compliance voltage may be reduced if $\mathrm{V}_{\mathrm{EE}}>-15 \mathrm{~V}$.

## ACCURACY

Absolute accuracy is a measure of each output current level with respect to its intended value. It is dependent upon relative accuracy and full-scale current drift. Relative accuracy, or linearity, is the measure of each output current with respect to its intended fraction of the full-scale current. The relative accuracy of the NE5410 is fairly constant over temperature due to the excellent temperature tracking, of the implanted resistors. The full-scale current from the reference amplifier may drift with temperature causing a change in the absolute accuracy. However, the NE5410 has a low full-scale current drift with temperature.

The SE5410 and the NE5410 are accurate to within $\pm 1 / 2$ LSB at $25^{\circ} \mathrm{C}$ with a reference current of 2.0 mA on Pin 16.

## MONOTONICITY

The NE5410 and SE5410 are guaranteed monotonic over temperature. This means that for every increase in the input digital code, the output current either remains the same or increases but never decreases. In the multiplying mode, where reference input current will vary, monotonicity can be assured if the reference input current remains above 0.5 mA .

## SETTLING TIME

The worst-case switching condition occurs when all bits are switched "on," which corresponds to a LOW-to-HIGH transition for all bits. This time is typically 250ns for the output to settle to within $\pm 1 / 2$ LSB for 10 -bit accuracy, and 200ns for 8 -bit accuracy. The turn-off time is typically 120 ns . These times apply when the output swing is limited to a small ( $<0.7 \mathrm{~V}$ ) swing and the external output capacitance is under 25 pF .

The major carry (MSB off-to-on, all others on-to-off) settles in approximately the same time as when all bits are switched off-to-on.
If a load resistor of $625 \Omega$ is connected to ground, allowing the output to swing to -2.5 V , the settling time increases to $1.5 \mu \mathrm{~s}$.
Extra care must be taken in board layout as this is usually the dominant factor in satisfactory test results when measuring settling time.

Short leads, $100 \mu \mathrm{~F}$ supply bypassing, and minimum scope lead length are all necessary.
A typical test setup for measuring settling time is shown in Figure 7. The same setup for the most part can be used to measure the slew rate of the reference amplifier (Figure 9) by tying all data bits high, pulsing the voltage reference input between 0 and 2 V , and using a $500 \Omega$ load resistor $R_{L}$.


Figure 7. Settling Time



FOR PROPAGATION DELAY TIME

WF17910S

TC13600S
Figure 8. Propagation Delay Time

## 10-Bit High-Speed Multiplying D/A Converter



NOTE:
Use $\mathrm{R}_{\mathrm{L}}=20 \Omega$ to GND for slew rate measurement.

TC13611s


Figure 9. Reference Ampiifier Setting Time and Slew Rate

a. Bipoiar Output $(\mathbf{- 1 0}$ to $+\mathbf{1 0 V})$
b. Unipoiar Positive Output ( $0-10 \mathrm{~V}$ )

Figure 10. Voitage Output Circuits


NOTES:
10 -bit conversion time $=3.3 \mu$ s with 3 MHz clock.
This converter uses a 2504 12-bit successive approximation register in the short cycle operating mode where the end of conversion signal is taken from the first unused bit of the This convert

Figure 11. Successive Approximation A/D Converter


NOTE:
With this double latch technique, valid data will be latched to the DAC until updated with the $\mathrm{E}_{2}$ pulse. Timing will depend on the processor used
Figure 12. 8-Bit $\mu \mathrm{P}$ Bus interface

## 10-Bit High-Speed Multiplying D/A Converter



NOTE:
NOTE:
Figure 13. Staircase A/D

## NE/SE5532/5532A Internally-Compensated Dual Low Noise Operational Amplifier

Product Specification

## DESCRIPTION

The 5532 is a dual high-performance low noise operational amplifier. Compared to most of the standard operational amplifiers, such as the 1458 , it shows better noise performance, improved output drive capability and considerably higher small-signal and power bandwidths.
This makes the device especially suitable for application in high-quality and professional audio equipment, instrumentation and control circuits, and telephone channel amplifiers. The op amp is internally compensated for gains equal to one. If very low noise is of prime importance, it is recommended that the 5532A version be used because it has guaranteed noise voltage specifications.

## FEATURES

- Small-signal bandwidth: 10MHz
- Output drive capability: $600 \Omega$, $10 V_{\text {RMS }}$
- Input noise voltage: $5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ (typical)
- DC voltage gain: $\mathbf{5 0 0 0 0}$
- AC voltage gain: 2200 at 10 kHz
- Power bandwidth: 140kHz
- Slew rate: 9V/ $\mu \mathrm{s}$
- Large supply voltage range: $\pm 3$ to $\pm 20 \mathrm{~V}$
- Compensated for unity gain

PIN CONFIGURATIONS


EQUIVALENT SCHEMATIC (EACH AMPLIFIER)


## Internally-Compensated Dual Low Noise Operational Amplifier

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pin Plastic DIP | 0 to $70^{\circ} \mathrm{C}$ | NE5532N |
| 8-Pin Ceramic DIP | 0 to $70^{\circ} \mathrm{C}$ | NE5532FE |
| 8-Pin Plastic DIP | 0 to $70^{\circ} \mathrm{C}$ | NE5532AN |
| 8-Pin Ceramic DIP | 0 to $70^{\circ} \mathrm{C}$ | NE5532AFE |
| 8-Pin Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5532FE |
| 8-Pin Ceramic DIP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | SE5532AFE |
| 16-Pin Plastic SOL | 0 to $70^{\circ} \mathrm{C}$ | NE5532D |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{s}$ | Supply voltage | $\pm 22$ | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | $\pm V_{\text {SUPPLY }}$ | V |
| $\mathrm{V}_{\text {DIFF }}$ | Differential input voltage ${ }^{1}$ | $\pm 0.5$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range NE5532/A SE5532/A | $\begin{gathered} 0 \text { to } 70 \\ -55 \text { to }+125 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| TSTG | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| TJ | Junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{PD}_{\mathrm{D}}$ | Maximum power dissipation, $T_{A}=25^{\circ} \mathrm{C}$, (still-air) ${ }^{2}$ <br> N package <br> F package <br> D package | $\begin{aligned} & 1200 \\ & 1000 \\ & 1200 \end{aligned}$ | $\begin{gathered} \mathrm{mW} \\ \mathrm{~mW} \\ \mathrm{~mW} \end{gathered}$ |
| TSOLD | Lead soldering temperature ( 10 sec max) | 300 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Diodes protect the inputs against over-voltage. Therefore, unless current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6 V . Maximum current should be limited to $\pm 10 \mathrm{~mA}$.
2. Thermal resistances of the above packages are as follows:

N package at $100^{\circ} \mathrm{C} / \mathrm{W}$.
F package at $135^{\circ} \mathrm{C} / \mathrm{W}$.
D package at $105^{\circ} \mathrm{C} / \mathrm{W}$.

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise specified. ${ }^{1,2,3}$

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5532/5532A |  |  | NE5532/5532A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\begin{aligned} & \mathrm{V}_{\mathrm{OS}} \\ & \Delta \mathrm{~V}_{\mathrm{OS}} / \Delta \mathrm{T} \end{aligned}$ | Offset voltage | Over temperature |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| $\begin{aligned} & \text { IOS } \\ & \Delta \mathrm{l}_{\mathrm{OS}} / \Delta \mathrm{T} \end{aligned}$ | Offset current | Over temperature |  | 200 | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ |  | $\begin{array}{r} 10 \\ 200 \end{array}$ | $\begin{aligned} & 150 \\ & 200 \end{aligned}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{nA} \\ \mathrm{pA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| $I_{B}$ $\Delta \mathrm{I}_{\mathrm{B}} / \Delta \mathrm{T}$ | Input current | Over temperature |  | $\begin{gathered} 200 \\ 5 \end{gathered}$ | $\begin{aligned} & 400 \\ & 700 \end{aligned}$ |  | $\begin{gathered} 200 \\ 5 \end{gathered}$ | $\begin{gathered} 800 \\ 1000 \end{gathered}$ | $\begin{gathered} \mathrm{nA} \\ \mathrm{nA} \\ \mathrm{nA} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Supply current | Over temperature |  | 8 | $\begin{gathered} 10.5 \\ 13 \end{gathered}$ |  | 8 | 16 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {CM }}$ | Common-mode input range |  | $\pm 12$ | $\pm 13$ |  | $\pm 12$ | $\pm 13$ |  | V |
| CMRR | Common-mode rejection ratio |  | 80 | 100 |  | 70 | 100 |  | dB |
| PSRR | Power supply rejection ratio |  |  | 10 | 50 |  | 10 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Avol | Large-signal voltage gain | $R_{L} \geqslant 2 k \Omega, V_{O}= \pm 10 \mathrm{~V}$ <br> Over temperature $\mathrm{R}_{\mathrm{L}} \geqslant 600 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ <br> Over temperature | $\begin{aligned} & 50 \\ & 25 \\ & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 25 \\ & 15 \\ & 15 \\ & 10 \end{aligned}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output swing | $R_{L} \geqslant 600 \Omega$ <br> Over temperature $R_{L} \geqslant 600 \Omega, V_{S}= \pm 18 \mathrm{~V}$ <br> Over temperature $\mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega$ <br> Over temperature | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 15 \\ & \pm 12 \\ & \pm 13 \\ & \pm 12 \end{aligned}$ | $\begin{gathered} \pm 13 \\ \pm 12 \\ \pm 16 \\ \pm 14 \\ \pm 13.5 \\ \pm 12.5 \end{gathered}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 15 \\ & \pm 12 \\ & \pm 13 \\ & \pm 10 \end{aligned}$ | $\begin{gathered} \pm 13 \\ \pm 12 \\ \pm 16 \\ \pm 14 \\ \pm 13.5 \\ \pm 12.5 \end{gathered}$ |  | $\begin{aligned} & V \\ & V \\ & V \\ & V \\ & V \\ & V \end{aligned}$ |
| $\mathrm{R}_{\text {IN }}$ | Input resistance |  | 30 | 300 |  | 30 | 300 |  | $k \Omega$ |
| ISC | Output short circuit current |  | 10 | 38 | 60 | 10 | 38 | 60 | mA |

## NOTES:

1. Diodes protect the inputs against overvoltage. Therefore, uniess current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6 V . Maximum current should be limited to $\pm 10 \mathrm{~mA}$.
2. For operation at eievated temperature, derate packages based on the package thermal resistance.
3. Output may be shorted to ground at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, T_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Temperature and/or supply voltages must be limited to ensure dissipation rating is not exceeded.

Internally-Compensated Dual Low Noise Operational Amplifier

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE/SE5532/5532A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIn | Typ | Max |  |
| Rout | Output resistance | $\begin{gathered} A_{V}=30 \mathrm{~dB} \text { Closed-loop } \\ f=10 \mathrm{kHz}, R_{L}=600 \Omega \end{gathered}$ |  | 0.3 |  | $\Omega$ |
|  | Overshoot | $\begin{gathered} \text { Voltage-follower } \\ V_{I N}=100 \mathrm{~m} V_{P . P} \\ C_{L}=100 \mathrm{pF}, R_{L}=600 \Omega \end{gathered}$ |  | 10 |  | \% |
| Av | Gain | $\mathrm{f}=10 \mathrm{kHz}$ |  | 2.2 |  | V/mV |
| GBW | Gain bandwidth product | $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 10 |  | MHz |
| SR | Slew rate |  |  | 9 |  | $\mathrm{V} / \mu \mathrm{s}$ |
|  | Power bandwidth | $\begin{gathered} V_{\text {OUT }}= \pm 10 \mathrm{~V} \\ V_{\text {OUT }}= \pm 14 \mathrm{~V}, R_{\mathrm{L}}=600 \Omega, \\ V_{\text {CC }}= \pm 18 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & 140 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |

ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE/SE5532 |  |  | NE/SE5532A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | M $1 \mathbf{n}$ | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\text {NOISE }}$ | Input noise voltage | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 8 \\ & 5 \end{aligned}$ |  |  | $\begin{aligned} & 8 \\ & 5 \end{aligned}$ | $\begin{gathered} 12 \\ 6 \end{gathered}$ | $\begin{aligned} & n V / \sqrt{H z} \\ & n V / \sqrt{H z} \end{aligned}$ |
| Inotse | Input noise current | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 2.7 \\ & 0.7 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & 2.7 \\ & 0.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Channel separation | $f=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$ |  | 110 |  |  | 110 |  | dB |

TYPICAL PERFORMANCE CHARACTERISTICS


Internally-Compensated Dual Low Noise Operational Amplifier

## TEST CIRCUITS



Closed-Loop Frequency Response


Voltage-Follower

## NE5533/5533A NE/SA/SE5534/5534A Dual and Single Low Noise Op Amp

## Product Specification

## DESCRIPTION

The 5533/5534 are dual and single highperformance low noise operational amplifiers. Compared to other operational amplifiers, such as TL083, they show better noise performance, improved output drive capability and considerably higher small-signal and power bandwidths.

This makes the devices especially suitable for application in high quality and professional audio equipment, in instrumentation and control circuits and telephone channel amplifiers. The op amps are internally compensated for gain equal to, or higher than, three. The frequency response can be optimized with an external compensation capacitor for various applications (unity gain amplifier, capacitive load, slew rate, low overshoot, etc.) If very low noise is of prime importance, it is recommended that the 5533A/5534A version be used which has guaranteed noise specifications.

## FEATURES

- Small-signal bandwidth: 10 MHz
- Output drive capability: $600 \Omega$, $10 \mathrm{~V}_{\text {RMS }}$ at $\mathrm{V}_{\mathrm{S}}= \pm 18 \mathrm{~V}$
- Input noise voltage: $\mathbf{4 n V} / \sqrt{\mathrm{Hz}}$
- DC voltage gain: $\mathbf{1 0 0 0 0 0}$
- AC voltage gain: $\mathbf{6 0 0 0}$ at $\mathbf{1 0 k H z}$
- Power bandwith: 200kHz
- Slew rate: $13 \mathrm{~V} / \mu \mathrm{s}$
- Large supply voltage range: $\pm 3$ to $\pm 20 \mathrm{~V}$
- 5534 MIL-STD processing available


## APPLICATIONS

- Audio equipment
- Instrumentation and control circuits
- Telephone channel amplifiers
- Medical equipment

PIN CONFIGURATIONS


NE5533/5533A
D Package
$D^{2}$

note:
This device may not be symboled in standard format.

## Dual and Single Low Noise Op Amp

## EQUIVALENT SCHEMATIC



Dual and Single Low

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{s}$ | Supply voltage | $\pm 22$ | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | $\pm \mathrm{V}$ supply | $\checkmark$ |
| $V_{\text {DIFF }}$ | Differential input voltage ${ }^{1}$ | $\pm 0.5$ | $\checkmark$ |
| $\mathrm{T}_{\text {A }}$ | ```Operating temperature range SE SA NE``` | $\begin{gathered} -55 \text { to }+125 \\ -40 \text { to }+85 \\ 0 \text { to }+70 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TSTG | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| PD | $\begin{aligned} & \text { Power dissipation at } 25^{\circ} \mathrm{C}^{2} \\ & 5533 \mathrm{D} \\ & 5533 \mathrm{~N} \\ & 5534 \mathrm{D} \\ & 5534 \mathrm{FE} \\ & 5534 \mathrm{~N} \end{aligned}$ | $\begin{gathered} 1350 \\ 1500 \\ 750 \\ 800 \\ 1150 \end{gathered}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \\ & \mathrm{~mW} \end{aligned}$ |
|  | Output short-circuit duration ${ }^{3}$ | Indefinite |  |
| Tsolv | Lead soldering temperature ( 10 sec max) | 300 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Diodes protect the inputs against over voltage. Therefore, unless current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6 V . Maximum current should be limited to $\pm 10 \mathrm{~mA}$.
2. For operation at elevated temperature, derate packages based on the following junction-to-ambient thermal resistance:

8-pin ceramic DIP $150^{\circ} \mathrm{C} / \mathrm{W}$
8 -pin plastic DIP $105^{\circ} \mathrm{C} / \mathrm{W}$
8 -pin plastic SO $160^{\circ} \mathrm{C} / \mathrm{W}$
14-pin plastic DIP $80^{\circ} \mathrm{C} / \mathrm{W}$
16-pin plastic SO $90^{\circ} \mathrm{C} / \mathrm{W}$
3. Output may be shorted to ground at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. Temperature and/or supply voltages must be limited to ensure dissipation rating is not exceeded.

Dual and Single Low
NE5533/5533A
Noise Op Amp

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{S}= \pm 15 \mathrm{~V}$, unless otherwise specified. ${ }^{1,2,3}$

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5534/5534A |  |  | $\begin{gathered} \text { NE5533/5533A } \\ \text { NE/SA5534/5534A } \end{gathered}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| Vos <br> $\Delta V_{\mathrm{OS}} / \Delta \mathrm{T}$ | Offset voltage | Over temperature |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 5 \end{gathered}$ | $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mV} \\ \mu \mathrm{~V} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| los <br> $\Delta l_{\text {OS }} / \Delta T$ | Offset current | Over temperature |  | $\begin{array}{r} 10 \\ 200 \\ \hline \end{array}$ | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ |  | 20 <br> 200 | $\begin{aligned} & 300 \\ & 400 \end{aligned}$ |  |
| $I_{B}$ <br> $\Delta I_{B} / \Delta T$ | Input current | Over temperature |  | $\begin{gathered} 400 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 800 \\ & 1500 \end{aligned}$ |  | $\begin{gathered} 500 \\ 5 \\ \hline \end{gathered}$ | $\begin{aligned} & 1500 \\ & 2000 \end{aligned}$ | $\begin{gathered} n A \\ n A \\ n A /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Icc | Supply current per op amp | Over temperature |  | 4 | $\begin{gathered} 6.5 \\ 9 \end{gathered}$ |  | 4 | $\begin{gathered} \hline 8 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{CM}}$ CMRR PSRR | Common mode input range Common mode rejection ratio Power supply rejection ratio |  | $\begin{gathered} \pm 12 \\ 80 \end{gathered}$ | $\begin{gathered} \pm 13 \\ 100 \\ 10 \end{gathered}$ | 50 | $\begin{gathered} \pm 12 \\ 70 \end{gathered}$ | $\begin{gathered} \pm 13 \\ 100 \\ 10 \\ \hline \end{gathered}$ | 100 |  |
| Avol | Large-signal voltage gain | $\mathrm{R}_{\mathrm{L}} \geqslant 600 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ Over temperature | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | 100 |  | $\begin{aligned} & 25 \\ & 15 \end{aligned}$ | 100 |  | $\begin{aligned} & \mathrm{V} / \mathrm{mV} \\ & \mathrm{~V} / \mathrm{mV} \end{aligned}$ |
| Vout | Output swing | $\mathrm{R}_{\mathrm{L}} \geqslant 600 \Omega$ <br> Over temperature $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geqslant 600 \Omega, \mathrm{~V}_{\mathrm{S}}= \pm 18 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geqslant 2 \mathrm{k} \Omega \end{aligned}$ Over temperature | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 15 \\ & \pm 13 \\ & \pm 12 \end{aligned}$ | $\begin{gathered} \pm 13 \\ \pm 12 \\ \pm 16 \\ \pm 13.5 \\ \pm 12.5 \end{gathered}$ |  | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \pm 15 \\ & \pm 13 \\ & \pm 12 \end{aligned}$ | $\begin{gathered} \pm 13 \\ \pm 12 \\ \pm 16 \\ \pm 13.5 \\ \pm 12.5 \end{gathered}$ |  | $\begin{aligned} & v \\ & v \\ & v \\ & v \\ & v \end{aligned}$ |
| $\mathrm{R}_{\mathrm{IN}}$ | Input resistance |  | 50 | 100 |  | 30 | 100 |  | k $\Omega$ |
| Isc | Output short circuit current |  |  | 38 |  |  | 38 |  | mA |

## NOTES:

1. For NE5533/5533A/5534/5534A, $\mathrm{T}_{\text {MIN }}=0^{\circ} \mathrm{C}, \mathrm{T}_{\text {MAX }}=70^{\circ} \mathrm{C}$.
2. For SE5534/5534A, $\mathrm{T}_{\text {MIN }}=-55^{\circ} \mathrm{C}, \mathrm{T}_{\text {MAX }}=+125^{\circ} \mathrm{C}$.
3. For SA5534 $/ 5534 \mathrm{~A}, \mathrm{~T}_{\mathrm{MIN}}=-40^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{MAX}}=+125^{\circ} \mathrm{C}$.

Dual and Single Low
NE5533/5533A
Noise Op Amp
NE/SA/SE5534/5534A

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | SE5534/5534A |  |  | $\begin{aligned} & \text { NE5533/5533A } \\ & \text { NESA5534/5534A } \end{aligned}$ |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{R}_{\text {OUT }}$ | Output resistance | $\begin{gathered} A_{V}=30 \mathrm{~dB} \text { closed-loop } \\ f=10 \mathrm{kHz}, R_{L}=600 \Omega, \\ C_{C}=22 p F \end{gathered}$ |  | 0.3 |  |  | 0.3 |  | $\Omega$ |
|  | Transient response | Voltage-follower, $\begin{gathered} V_{I N}=50 \mathrm{mV} \\ R_{L}=600 \Omega, C_{C}=22 p F \\ C_{L}=100 \mathrm{pF} \end{gathered}$ |  |  |  |  |  |  |  |
| $t_{R}$ | Rise time |  |  | 20 |  |  | 20 |  | ns |
|  | Overshoot |  |  | 20 |  |  | 20 |  | \% |
|  | Transient response | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=50 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & \mathrm{C}_{\mathrm{C}}=47 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF} \end{aligned}$ |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Rise time |  |  | 50 |  |  | 50 |  | ns |
|  | Overshoot |  |  | 35 |  |  | 35 |  | \% |
| $A_{V}$ | Gain | $\begin{gathered} f=10 \mathrm{kHz}, C_{C}=0 \\ f=10 \mathrm{kHz}, C_{C}=22 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} 6 \\ 2.2 \end{gathered}$ |  |  | $\begin{gathered} 6 \\ 2.2 \end{gathered}$ |  | $\mathrm{V} / \mathrm{mV}$ <br> $\mathrm{V} / \mathrm{mV}$ |
| GBW | Gain bandwidth product | $\mathrm{C}_{\mathrm{C}}=22 \mathrm{pF}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  | 10 |  |  | 10 |  | MHz |
| SR | Slew rate | $\begin{gathered} \mathrm{C}_{\mathrm{C}}=0 \\ \mathrm{C}_{\mathrm{C}}=22 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} 13 \\ 6 \end{gathered}$ |  |  | $\begin{gathered} 13 \\ 6 \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{s} \end{aligned}$ |
|  | Power bandwidth | $\begin{aligned} & V_{\text {OUT }}= \pm 10 \mathrm{~V}, C_{C}=0 \\ & V_{\text {OUT }}= \pm 10 \mathrm{~V}, \mathrm{C}_{\mathrm{C}}=22 \mathrm{pF} \\ & \mathrm{~V}_{\text {OUT }}= \pm 14 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=600 \Omega \\ & C_{\mathrm{C}}=22 \mathrm{pF}, \mathrm{~V}_{\mathrm{CC}}= \pm 18 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} 200 \\ 95 \\ 70 \end{gathered}$ |  |  | $\begin{gathered} 200 \\ 95 \\ 70 \end{gathered}$ |  | $\begin{aligned} & \mathrm{kHz} \\ & \mathrm{kHz} \\ & \mathrm{kHz} \end{aligned}$ |

ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}=15 \mathrm{~V}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | 5533/5534 |  |  | 5533A/5534A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIn | Typ | Max | Min | Typ | Max |  |
| $V_{\text {NOISE }}$ | Input noise voltage | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 7 \\ & 4 \end{aligned}$ |  |  | $\begin{aligned} & 5.5 \\ & 3.5 \end{aligned}$ | $\begin{gathered} 7 \\ 4.5 \end{gathered}$ | $\begin{aligned} & \mathrm{nV} / \sqrt{\mathrm{Hz}} \\ & \mathrm{nV} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
| $\mathrm{I}_{\text {NOISE }}$ | Input noise current | $\begin{aligned} & f_{\mathrm{O}}=30 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 0.6 \end{aligned}$ |  |  | $\begin{aligned} & 1.5 \\ & 0.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{pA} / \sqrt{\mathrm{Hz}} \\ & \mathrm{pA} / \sqrt{\mathrm{Hz}} \end{aligned}$ |
|  | Broadband noise figure | $\begin{gathered} f=10 \mathrm{~Hz}-20 \mathrm{kHz} \\ \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega \end{gathered}$ |  |  |  |  | 0.9 |  | dB |
|  | Channel separation | $f=1 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$ |  | 110 |  |  | 110 |  | dB |

Dual and Single Low
Noise Op Amp

NE5533/5533A NE/SA/SE5534/5534A

TYPICAL PERFORMANCE CHARACTERISTICS


Dual and Single Low
Noise Op Amp

NE5533/5533A
NE/SA/SE5534/5534A

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


TEST LOAD CIRCUITS


Frequency Compensation and Offset Voltage
Adjustment Circuit
Closed-Loop Frequency Response

Dual and Single Low

NOISE TEST BLOCK DIAGRAM


## NE/SA602 <br> Double-Balanced Mixer and Oscillator

## Product Specification

## DESCRIPTION

The SA/NE602 is a low-power VHF monolithic double-balanced mixer with input amplifier, on-board oscillator, and voltage regulator. It is intended for high performance, low power communication systems. The guaranteed parameters of the SA602 make this device particularly well suited for cellular radio applications. The mixer is a "Gilbert cell" multiplier configuration which typically provides 18 dB of gain at 45 MHz . The oscillator will operate to 200 MHz . It can be configured as a crystal oscillator, a tuned tank oscillator, or a buffer for an external L.O. The noise figure at 45 MHz is typically less than 5 dB . The gain, intercept performance, low-power and noise characteristics make the SA/NE602 a superior choice for high-performance battery operated equipment. It is available in an 8lead dual in-line plastic package and an 8 -lead SO (surface-mount miniature package).

## FEATURES

- Low current consumption: 2.4mA typical
- Excellent noise figure: < 5.0dB typical at 45 MHz
- High operating frequency
- Excellent gain, intercept and sensitivity
- Low external parts count; suitable for crystal/ceramic filters
- SA602 meets cellular radio specifications


## APPLICATIONS

- Cellular radio mixer/oscillator
- Portable radio
- VHF transceivers
- RF data links
- HF/VHF frequency conversion
- Instrumentation frequency conversion
- Broadband LANs


## BLOCK DIAGRAM



BDO1801S

Double-Balanced Mixer and Oscillator

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 8-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE602N |
| 8-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE602D |
| 8-Pin Cerdip | 0 to $+70^{\circ} \mathrm{C}$ | NE602FE |
| 8-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602N |
| 8-Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602D |
| 8-Pin Cerdip | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA602FE |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range <br>  <br>  <br>  <br>  <br> SE602 <br> SA602 | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

AC/DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$, Figure 1

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {cc }}$ | Power supply voltage range |  | 4.5 |  | 8.0 | V |
|  | DC current drain |  |  | 2.4 | 2.8 | mA |
| $\mathrm{f}_{1 / \mathrm{N}}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Oscillator frequency |  |  | 200 |  | MHz |
|  | Noise figured at 45 MHz |  |  | 5.0 | 6.0 | dB |
|  | Third-order intercept point | $R F_{I N}=-45 d B m: \begin{aligned} & f_{1}=45.0 \\ & f_{2}=45.06 \end{aligned}$ |  | -15 | -17 | dBm |
|  | Conversion gain at 45 MHz |  | 14 | 18 |  | dB |
| $\mathrm{R}_{\text {IN }}$ | RF input resistance |  | 1.5 |  |  | $k \Omega$ |
| $\mathrm{C}_{\mathrm{IN}}$ | RF input capacitance |  |  | 3 | 3.5 | pF |
|  | Mixer output resistance | (Pin 4 or 5) |  | 1.5 |  | k $\Omega$ |



## DESCRIPTION OF OPERATION

The NE/SA602 is a Gilbert cell, an oscillator/ buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gilbert cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.

The NE/SA602 is designed for optimum low power performance. When used with the SA604 as a 45 MHz cellular radio 2nd IF and demodulator, the SA602 is capable of receiving -119 dBm signals with a $12 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio. Third-order intercept is typically -15 dBm (that's approximately +5 dBm output intercept because of the RF gain). The system designer must be cognizant of this large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues not critical, the input to the NE602 should be appropriately scaled.

Besides excellent low power performance well into VHF, the NE/SA602 is designed to be flexible. The input, output, and oscillator ports can support a variety of configurations provided the designer understands certair constraints, which will be explained here.

The RF inputs (Pins 1 and 2) are biased internally. They are symmetrical. The equivalent $A C$ input impedence is approximately $1.5 \mathrm{k}|\mid 3 \mathrm{pF}$ through 50 MHz . Pins 1 and 2 can be used interchangeably, but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a $1.5 \mathrm{k} \Omega$ resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single ended output configurations and a balanced output.
The oscillator is capable of sustaining oscillation beyond 200 MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank ' $Q$ " and required drive levels. The higher the " Q " of the tank or the smaller the required drive, the higher the


Figure 2. Equivalent Circuit
permissible oscillation frequency. If the required L.O. is beyond oscillation limits, or the system calls for an external L.O., the external signal can be injected at Pin 6 through a DC blocking capacitor. External L.O. should be at least $200 \mathrm{mV} \mathrm{P}_{\text {P-p. }}$

Figure 5 shows several proven oscillator circuits. Figure $5 a$ is appropriate for cellular radio. As shown, an overtone mode of operation is utilized. Capacitor C3 and inductor L1 suppress oscillation at the crystal fundamental frequency. In the fundamental mode, the suppression network is omitted.

Figure 6 shows a Colpitts varacter tuned tank oscillator suitable for synthesizer-controlled applications. It is important to buffer the output of this circuit to assure that switching spikes from the first counter or prescaler do not end up in the oscillator spectrum. The dual-gate MOSFET provides optimum isolation with low current. The FET offers good isolation, simplicity, and low current, while the bipolar transistors provide the simple solution for non-critical applications. The resistive divider in the emitter-follower circuit should be chosen to provide the minimum input signal which will assure correct system operation.

When operated above 100 MHz , the oscillator may not start if the $Q$ of the tank is too low. A $22 k \Omega$ resistor from Pin $7^{\circ}$ to ground will increase the DC bias current of the oscillator transistor. This improves the AC operating characteristic of the transistor and should help the oscillator to start. $22 \mathrm{k} \Omega$ will not upset the other DC biasing internal to the device, but smaller resistance values should be avoided.


Figure 3. Input Configuration


Figure 4. Output Configuration

a. Colpitts Crystal Oscillator (Overtone Mode)

b. Colpitts L/C Tank Oscillator

c. Hartley L/C Tank Oscillator

Figure 5. Oscillator Circuits


Figure 6. Colpitts Oscillator Suitable for Synthesizer Applications and Typical Buffers



Figure 8. NE/SA602 Third-Order intermod and 1dB Compression Point Performance



Figure 9. input Third-Order intercept Point vs $V_{\mathbf{C C}}$



Figure 10. Third-Order intercept Point vs Temperature


## Signetics

## Linear Products

## DESCRIPTION

The NE/SA604A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA604A features higher IF bandwidth ( 25 MHz ) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/ SA604A is available in a 16-lead dual-inline plastic and 16-lead SO (surfacemounted miniature package).

## FEATURES

- Low-power consumption 3.3mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 90 dB


## NE/SA604A High-Performance Low-Power FM IF System

## Preliminary Specification

- Two audio outputs - muted and unmuted
- Low external component count; suitable for crystal/ceramic filters
- Excellent sensitivity: $1.5 \mu \mathrm{~V}$ across input pins $(0.22 \mu \mathrm{~V}$ into $50 \Omega$ matching network) for 12dB SINAD (Signal to Noise and Distortion ratio) at 455 kHz
- SA604A meets cellular radio specifications


## APPLICATIONS

- Cellular Radio FM IF
- High performance communications receivers
- Intermediate freqency amplification and detection up to 21MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- FSK and ASK data receivers

PIN CONFIGURATION


## BLOCK DIAGRAM



High-Performance Low-Power FM IF System

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE604AN |
| 16 -Pin Plastic SO (Surface- <br> mounted miniature package) | 0 to $+70^{\circ} \mathrm{C}$ | NE604AD |
| 16 -Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | SA604AN |
| 16 -Pin Plastic SO (Surface- <br> mounted miniature package) | -40 to $+85^{\circ} \mathrm{C}$ | SA604AD |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{C C}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
|  | Operating temperature <br>  <br> $T_{A}$ | NE604A |  |
|  | SA604A | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated

| SYMBOL | PARAMETER | TEST CONDITIONS | NE604A |  |  | SA604A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Power supply voltage range |  | 4.5 |  | 8.0 | 4.5 |  | 8.0 | V |
|  | DC current drain |  | 2.5 | 3.3 | 4.0 | 2.5 | 3.3 | 4.0 | mA |
|  | Mute switch input threshold (on) (off) |  | 1.7 |  | 1.0 | 1.7 |  | 1.0 | V |

AC ELECTRICAL CHARACTERISTICS Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$ unless otherwise stated. IF frequency $=455 \mathrm{kHz}$; IF level $=-47 \mathrm{dBm} ;$ FM modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C-message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE604A |  |  | SA604A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
|  | Input limiting-3dB | Test at Pin 16 |  | -92 |  |  | -92 |  | $\mathrm{dBm} / 50 \Omega$ |
|  | AM rejection | $80 \%$ AM 1 kHz | 30 | 34 |  | 30 | 34 |  | dB |
|  | Recovered audio level | 15 nF de-emphasis | 110 | 175 | 250 | 80 | 175 | 260 | mV rms |
|  | Recovered audio level | 150pF de-emphasis |  | 530 |  |  | 530 |  | mV rms |
|  | SINAD sensitivity | RF level -97dBm |  | 16 |  |  | 16 |  | dB |
|  | THD |  | -35 | -42 |  | -34 | -42 |  | dB |
|  | Signal-to-noise ratio | No modulation for noise |  | 73 |  |  | 73 |  | dB |
|  |  | RF level $=-118 \mathrm{dBm}$ | 0 | 160 | 550 | 0 | 160 | 650 | mV |
|  | RSSI output ${ }^{1}$ | RF level $=-68 \mathrm{dBm}$ | 2.0 | 2.65 | 3.0 | 1.09 | 2.65 | 3.1 | V |
|  |  | RF level $=-18 \mathrm{dBm}$ | 4.1 | 4.85 | 5.5 | 4.0 | 4.85 | 5.6 | V |
|  | RSSI range | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | 90 |  |  | 90 |  | dB |
|  | RSSI accuracy | $\mathrm{R}_{4}=100 \mathrm{k}$ Pin 5 |  | $\pm 1.5$ |  |  | $\pm 1.5$ |  | dB |
|  | IF input impedance |  | 1.4 | 1.6 |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | IF output impedance |  | 0.85 | 1.0 |  | 0.85 | 1.0 |  | $k \Omega$ |
|  | Limiter input impedance |  | 1.4 | 1.6 |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
|  | Unmuted audio output resistance |  |  | 58 |  |  | 58 |  | $\mathrm{k} \Omega$ |
|  | Muted audio output resistance |  |  | 58 |  |  | 58 |  | $\Omega$ |

## NOTE:

1. NE604 data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE604(50) | NE604A $(1.5 \mathrm{k}) /$ NE605 $(1.5 \mathrm{k})$ |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

2. The NE605 and NE604A are both derived from the same basic die. The NE605 performance plot NE604A




CD15410S

C10 $150 \mathrm{pF} \pm 2 \% 100 \mathrm{~V}$ N1500 Ceramic
C10 $150 \mathrm{pF} \pm 2 \%$ 100 $\pm 10 \%$ K2000-Y5P Ceramic
C12 $6.8 \mathrm{uF} \pm 20 \% 25 \mathrm{~V}$ Tantalum
F1 455 kHz Ceramic Filter Murata SFG455A3
F2 455 kHz IF Filter A2549
R1 $51 \Omega \pm 1 \% 1 / 4 \mathrm{~W}$ Metal Film
R2 $1500 \Omega \pm 1 \% 1 / 4 \mathrm{~W}$ Metal Film
R3 $1500 \Omega \pm 5 \% ~ 1 / 8 W$ Carbon Composition
R4 $100 \mathrm{k} \Omega \pm 1 \% 1 / 4 \mathrm{~W}$ Metal Film


C015390S

Figure 1. NE604A Test Circuit


## CIRCUIT DESCRIPTION

The NE/SA604A is a very high gain, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA604A can not be evaluated independent of circuit, components, and board layout. A physicial layout which correlates to the electrical limits is shown in Figure 1. The configuration can be used as the basis for production layout.

The NE/SA604A is an IF signal processing system suitable for IF frequencies as high as 21.4 MHz . The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with log output characteristic). The sub-systems are shown in Figure 2. A typical application with 45 MHz input and 455 kHz IF is shown in Figure 3.

## IF AMPLIFIERS

The IF amplifier section consists of two loglimiting stages. The first consists of two differential amplifiers with 39 dB of gain and a small signal bandwidth of 41 MHz (when driven from a $50 \Omega$ source). The output of the first limiter is a low impedance emitter follower with $1 \mathrm{k} \Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62 dB and a small signal $A C$ bandwidth of 28 MHz . The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at $\operatorname{Pin} 9$ to drive an external quadrature capacitor and L/ C quadrature tank.

Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42 \mathrm{k} \Omega$ resistors. As shown in Figure 2 the input impedance is established
for each stage by tapping one of the feedback resistors $1.6 \mathrm{k} \Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.
Because of the very high gain, bankwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455 kHz . The basic phenomenon is shown in Figure 6. Distributed feedback (capacitance, inductance and radiated fields) forms a divider from the output of the limiters back to the inputs (including the RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1)The RSSI output will be high with no signal input (should nominally be 250 mV or lower), and (2) the demodulated output will demonstrate a threshold. Above a certain input level, the limited signal will begin


Figure 3. Typical Application Cellular Radio ( $\mathbf{4 5} \mathbf{M H z}$ to $\mathbf{4 5 5 k H z}$ )


Figure 4. First Limiter Bias
to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the feedback by gain stage isolation, (2) lower the stage input impedances, thus increasing the feedback
attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in Figure 7. Reduce gain will result in reduced limiting sensitivity.

A feature of the NE604A IF amplifiers, which is not specified, is low phase shift. The NE604A is fabricated with a 10 GHz process with very small collector capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes. Additional information will be provided in the upcoming product specification (this is a preliminary specification) when characterization is complete.


## Stability Considerations

The high gain and bandwidth of the NE604A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback mechanism must be addressed. These mechanisms are: 1) Supply lines and grounds, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455 kHz , using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a $0.1 \mu \mathrm{~F}$ monolithic right at the $\mathrm{V}_{\mathrm{cc}}$ pin, and a $6.8 \mu \mathrm{~F}$ tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7 MHz , a $1 \mu \mathrm{~F}$ tantalum has proven acceptible with this layout. Every layout must be evaluated on its own merit, don't underestimate the importance of good supply bypass.
At 455 kHz , if the layout of Figure 1 or one substantially similar is used, it is possible to
directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2 MHz , some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, $430 \Omega$ external resistors are applied in parallel to the internal $1.6 \mathrm{k} \Omega$ load resistors, thus presenting approximately $330 \Omega$ to the filters. The input filter is a crystal type for narrow-band selectivity. The filter is terminated with a tank which transforms to $330 \Omega$. The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7 MHz IFs the input filter can also be ceramic, directly connected to Pin 16.
In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7 MHz and 21.4 MHz IF . One of the benefits of low current is lower radiated field strength, but lower does not mean nonexistent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second
limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.
The final stability consideration is phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.

## Quadrature Detector

Figure 5 shows an equivalent circuit of the NE604A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single ended to an external capacitor at Pin 9. There is a $90^{\circ}$ phase shift across the phase shift across the plates of this capacitor, with the phase shifted signal applied to the upper port of the multipler at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.


7a. Terminating High Impedance Filters with Transformation to Low Impedance


TC23170S
7b. Low Impedance Termination and Gain Reduction
Figure 7. Practical Termination


Figure 8. Crystal Input Filter with Ceramic Interstage Filter


The loaded $Q$ of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.
Thus a small deviation gives a large output with a high $Q$ tank. However, as the deviation from resonance increases, the nonlinearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower $Q$ tank, the deviation will remain in a region of the curve which is more linear (less distortion), but creates a smaller phase angle (smaller output amplitude). Thus the $Q$ of the quadrature tank must be tailored to the design. Basic equations and an example for determining $Q$ are shown below. This explanation includes first order effects only.

## Frequency Discriminator Design Equations for NE604A

$$
\begin{align*}
& V_{\mathrm{O}}=\frac{\mathrm{C}_{\mathrm{S}}}{\mathrm{C}_{\mathrm{P}}+\mathrm{C}_{\mathrm{S}}} .  \tag{1a}\\
& \frac{1}{1+\frac{\omega_{1}}{Q_{1} S}+\left(\frac{\omega_{1}}{S}\right)^{2}} \cdot V_{N} \\
& \text { where } \omega_{1}=\frac{1}{\sqrt{L\left(C_{P}+C_{S}\right)}}  \tag{1b}\\
& Q_{1}=R\left(C_{P}+C_{S}\right) \omega_{1} \tag{1c}
\end{align*}
$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across $\mathrm{C}_{3}$ will be:

$$
\phi=\angle v_{O}-\angle v_{N}=\operatorname{tg}^{-1}\left[\frac{\frac{\omega_{1}}{Q_{1} \omega}}{1-\left(\frac{\omega_{1}}{\omega}\right)^{2}}\right](2
$$

Figure 10. Is the plot of $\phi \mathrm{vs}\left(\frac{\omega}{\omega_{1}}\right)$

It is notable that at $\omega=\omega_{1}$, the phase
shift is $\frac{\pi}{2}$ and the response is close to
a straight line with a slope of

$$
\frac{\Delta \phi}{\Delta \omega}=\frac{2 Q_{1}}{\omega_{1}}
$$

The signal $V_{0}$ would have a phase shift
of $\left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]$ with respect to the $V_{I N}$.
If $V_{I N}=A \operatorname{Sin} \omega t$

$$
\begin{align*}
\rightarrow V_{O}= & A  \tag{3}\\
& \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

Multiplying the two signals in the mixer, and low pass filtering yields:

$$
\begin{align*}
& V_{\mathbb{N}} \cdot V_{O}=A^{2} \operatorname{Sin} \omega t  \tag{4}\\
& \operatorname{Sin}\left[\omega t+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

$$
\begin{aligned}
& \text { after low pass filtering } \\
& \rightarrow V_{\text {OUT }}=\frac{1}{2} A^{2} \\
& \cos \left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]=\frac{1}{2} A^{2} \sin \left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega \\
& V_{\text {OUT }}{ }^{\alpha} 2 Q_{1}\left(\frac{\omega}{\omega_{1}}\right)=\left[2 Q_{1}\left(\frac{\omega_{1}+\Delta \omega}{\omega_{1}}\right)\right](6) \\
& \text { For } \frac{2 Q_{1} \omega}{\omega_{1}} \ll \frac{\pi}{2}
\end{aligned}
$$

Which is the discriminated FM output.

NOTE: $\Delta \omega$ is the deviation frequency from the carrier $\omega_{1}$.

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley, 1980, p.311. Example: At 455 kHz IF, with $\pm 5 \mathrm{kHz}$ FM deviation. The max $/ \mathrm{min}$ normalized frequency will be

$$
\frac{455 \pm 5 \mathrm{kHz}}{455}=1.010 \text { or } 0.990
$$

Go to the $\phi$ vs. normalized frequency curves (Figure 10) and draw a vertical
straight line at $\left(\frac{\omega}{\omega_{1}}\right)=1.01$.
The curves with $Q=100, Q=40$ are not linear, but $Q=20$ and less shows better linearity for this application. Too small $Q$ decreases the amplitude of the discrimination FM signal. (Eq.6)

$$
\rightarrow \text { Choose a } Q=20 \text {. }
$$

The internal $R$ of the 604 A is 40 k . From Eq. 1 c , and then 1 b , it results that

$$
C_{P}+C_{S}=174 \mathrm{pF} \text { and } L=0.7 \mathrm{mH} .
$$

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455 kHz IF, we have found that a $\mathrm{C}_{\mathrm{S}}=10 \mathrm{pF}$ and $C_{p}=164 \mathrm{pF}$ (commercial values of 150 pF or 180 pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7 mH , should be chosen and optimized for minimum distortion. (For 10.7 MHz , a value of $C_{S}=1 \mathrm{pF}$ is recommended.)

## Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 \mathrm{k} \Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70 dB typical attenuation. The two outputs have an internal $180^{\circ}$ phase difference.
The nominal frequency response of the audio outputs is 300 kHz . This response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55 k resistors, thus lowering the output time constant. Since the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resis-
tance also has the effect of lowering the output audio amplitude and DC level.
This technique of audio bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers. Because the two outputs have a $180^{\circ}$ phase relationship, FSK demodulation can be accomplished by applying the two outputs differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal' condition) has been established, the two outputs will shift in opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be the logical output. The choice of op amp or comparator will depend on the data rate. With high IF frequency ( 10 MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4 Mb baud are possible.

## RSSI

The "received signal strength indicator', or RSSI, of the NE604A demonstrates monotonic logarithmic output over a range of 90 dB . The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the
limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250 mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.
In order to achieve optimum RSSI linearity, there must be a 12 dB insertion loss between the first and second limiting amplifiers. With a typical 455 kHz ceramic filter, there is a nominal 4 dB insertion loss in the filter. An additional 6 dB is lost in the interface between the filter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic filter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a $5.1 \Omega$ resistor from the output of the first limiter (Pin 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of $0.25 \mu \mathrm{~V}$ for 12 dB SINAD was achieved. With the $3.6 \mathrm{k} \Omega$ resistor, sensitivity was optimized at $0.22 \mu \mathrm{~V}$ for 12 dB SINAD with minor change in the RSSI linearity.
Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require careful attention to limiter interstage component selection. This will be espe-
cially true with high IF frequencies which require insertion loss or impedance reduction for stability.
At low frequencies the RSSI makes an excellent logarithmic $A C$ voltmeter.
For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an inband signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSS frequency response to about 100 kHz . At high data rates the rise and fall times will not be symmetrical.
The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a $91 \mathrm{k} \Omega$ resistor, the output characteristic is 0.5 V for a 10 dB change in the input amplitude.

## Additional Circuitry

Internal to the NE604A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.


## NE/SA605 Low Power FM IF System

## Objective Specification

## DESCRIPTION

The NE/SA605 is a monolithic, low power FM IF system incorporating VHF monolithic, double-balanced mixer with input amplifier, on-board oscillator, two limiting intermediate frequency amplifi ers, quadrature detector, muting, logarithmic signal strength indicator, and voltage regulator.

It is intended for high performance, low power communication systems. The guaranteed parameters of the SA605 make this device particularly well-suited to cellular radio applications. The mixer is a "Gilbert cell"' multiplier configuration which typically provides 15 dB of gain at 45 MHz . The oscillator will operate to 200 MHz . It can be configured as a crystal oscillator, a tuned tank oscillator, or a buffer for an external L.O. The noise figure at 45 MHz is typically less than 5 dB . The gain, intercept performance, low power, and noise characteristics make the NE/SA605 a superior choice for high-performance battery-operated equipment.

The NE/SA605 is available in 20-lead dual in-line plastic and Cerdip packages and 20 -pin SO (surface-mounted miniature) packages.

## FEATURES

- Low power consumption: 5.3mA typical
- Excellent noise figure: < 5.0 dB typical at 45 MHz
- High operating frequency
- Excellent gain, intercept, and sensitivity
- Low external parts count suitable for crystal/ceramic filters
- SA605 meets cellular radio specifications
- Logarithmic Received Signal Strength Indicator (RSSI) with a dynamic range in excess of 80 dB
- Separate data output
- Audio output with muting
- Excellent sensitivity: $1.5 \mu \mathrm{~V}$ across input pins ( $0.27 \mu \mathrm{~V}$ into $50 \Omega$ matching network) for 12dB SINAD (Signal-to-Noise and Distortion ratio) at $\mathbf{4 5 5 k H z}$


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 20-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE605N |
| 20-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE605D |
| 20 -Pin Ceramic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE605F |
| 20-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA605N |
| 20-Pin Plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA605D |
| 20-Pin Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SA605F |

## PIN CONFIGURATION

| D, F, N Packages |  |
| :---: | :---: |
|  |  |
|  | 20) MIXER OUT |
| BYPASS 2 | 19. IF AMP |
| osc 3 | 10 IF AMP IN |
| Osc in 4 | $17.1{ }^{\text {IF AMP }}$ DECOUP |
| MUTEIN 5 | 18. IF AMP OUT |
| $\mathrm{v}_{\mathrm{cc}} 6$ | 15] GND |
| RSSI OUT 7 | 14 LIMITERIN |
| AUDOOUT 8 | 13 LIMITER |
| DATA OUT 8 | 12 T LIMIER |
| OUADIN 10 | 111 LIMITER OUT |
| TOP VIEW |  |
|  | CO13081s |

## APPLICATIONS

- Cellular radio FM IF
- Communications receivers
- Intermediate frequency amplification and detection up to 25 MHz
- RF level meter
- Spectrum analyzer
- Instrumentation
- Portable radio
- VHF transceivers
- RF data links
- HF/VHF frequency conversion
- Instrumentation frequency conversion
- Broadband LANs

Low Power FM IF System

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating temperature range <br> NE605 <br> SA605 | 0 to +70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+6 \mathrm{~V}$, unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {CC }}$ | Power supply voltage range |  | 4.5 |  | 8.0 | V |
|  | DC current drain |  |  | 5.3 | 6.0 | mA |
|  | Mute switch input threshold <br> (on) <br> (off) |  | 1.7 |  |  |  |

AC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=+6 \mathrm{~V}$, unless otherwise stated. RF frequency $=45 \mathrm{MHz}$; IF frequency $=455 \mathrm{MHz}$; FM modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C -message weighted filter and de-emphasis capacitor.

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\mathrm{IN}}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Oscillator frequency |  |  | 200 |  | MHz |
|  | Noise figured at 45 MHz |  |  | 5.0 |  | dB |
|  | Third-order intercept point | $R F_{\text {IN }}=-45 \mathrm{dBm}: \begin{aligned} & \mathbf{f}_{1}=45.0 \\ & \\ & f_{2}=45.06 \end{aligned}$ |  | -15 |  | dBm |
|  | Conversion gain at 45 MHz |  |  | 15 |  | dB |
| RiN | RF input resistance | Single-ended input | 1.5 |  |  | k $\Omega$ |
| $\mathrm{ClN}_{\text {IN }}$ | RF input capacitance |  |  | 3 | 3.5 | pF |
|  | Mixer output resistance | (Pin 20) |  | 1.5 |  | k $\Omega$ |
|  | Input limiting -3dB | Test at Pin 1 |  | -117 |  | dBm |
|  | AM rejection | 80\% AM 1kHz | 30 |  |  | dB |
|  | Recovered audio level | After C filter and de-emphasis capacitor | 80 | 100 |  | mV RMS |
|  | Recovered data level |  | 250 | 350 |  | $\mathrm{mV}_{\text {RMS }}$ |
|  | SINAD sensitivity | RF level - 117 dBm | 12 | 15 |  | dB |
| THD | Total harmonic distortion |  | -35 |  |  | dB |
| S/N | Signal-to-noise ratio | No modulation for noise | 70 | 75 |  | dB |
|  | RSSI output | $\begin{aligned} \mathrm{R}_{\mathrm{RSSI}} & =100 \mathrm{~K} \\ \mathrm{RF} \text { level } & =-117 \mathrm{dBm} \\ \mathrm{RF} \text { level } & =-67 \mathrm{dBm} \\ \text { RF level } & =-23 \mathrm{dBm} \end{aligned}$ | $\begin{gathered} 0 \\ 2.0 \\ 4.0 \end{gathered}$ |  | $\begin{aligned} & 400 \\ & 2.6 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & m V \\ & V \\ & V \end{aligned}$ |
|  | RSSI range | $\mathrm{R}_{\text {RSSI }}=100 \mathrm{kPin} 7$ |  | 90 |  | dB |
|  | RSSI accuracy | $\mathrm{R}_{\text {RSSI }}=100 \mathrm{kPin} 7$ |  | $\pm 1.5$ |  | dB |
|  | IF input impedance |  | 1.5 |  |  | $\mathrm{k} \Omega$ |
|  | IF output impedance |  | 1.0 |  |  | $\mathrm{k} \Omega$ |
|  | Limiter input impedance |  | 1.5 |  |  | $\mathrm{k} \Omega$ |
|  | Quadrature detector data output impedance |  |  | 50 |  | $k \Omega$ |
|  | Muted audio output impedance |  |  | 50 |  | k $\Omega$ |

## Circuit Description

The NE/SA605 is an RF/IF signal processing system suitable for second IF or single conversion systems with input frequency as high as 500 MHz . The bandwidth of the IF amplifiers is 25 MHz . However, the gain distribution is optimized for 455 kHz . The overall system is well-suited to battery operation as well as high-performance and high quality products of all types.
The input stage is a Gilbert cell mixer with oscillator. Typical mixer characteristics include a noise figure of 5 dB , conversion gain of 15 dB , and input third order intercept of -15 dBm . The oscillator will operate well in excess of 200 MHz in L/C tank configurations, either Hartley or Colpitts. For crystal oscillators, the Colpitts configuration is used.

The output of the mixer is internally loaded with a $1.5 \mathrm{k} \Omega$ resistor permitting direct con-
nection to a 455 kHz ceramic filter. The equivalent input impedance of the limiting IF ampliers is also $1.5 \mathrm{k} \Omega$. With most 455 kHz ceramic filters and many crystal filters, no impedance matching network is necessary. To achieve optimum linearity of the $\log$ signal strength indicator, there must be a 6 dB insertion loss between the first and second IF stages. If the IF filter or interstage network does not cause 6 dB insertion loss, a fixed or variable resistor can be added between the first IF output (Pin 16) and the interstage network..

The signal from the second limiting amplifier goes to a Gilbert cell quadrature detector. One port of the Gilbert cell is internally driven by the IF. The other output of the IF is ACcoupled to a tuned quadrature network. This signal, which now has a $90^{\circ}$ phase relationship to the internal signal, drives the other port of the multiplier cell.

Overall, the IF section has a gain of 92 dB . For operation at intermediate frequencies greater than 455 kHz , special care must be given to layout, termination, and interstage loss to avoid instability. Alternatively, if gain distribution permits, only the second limiting IF stage can be used. This stage has 57 dB of gain.
The demodulated output of the quadrature detector is available at two pins, one continuous and one with a mute switch. Signal attenuation with the mute activated is greater than 60 dB . The mute input is very high impedance and is compatible with CMOS or TTL levels.
A log signal strength indicator completes the circuitry. The output range is greater than 80 dB and is temperature compensated. This $\log$ signal strength indicator exceeds the criteria for AMPs or TACs cellular telephone.


Figure 1. NE/SA605 45MHz Test and Application Circuit

NE612

## Double-Balanced Mixer and Oscillator

Product Specification

## DESCRIPTION

The NE612 is a low-power VHF monolithic double-balanced mixer with on board oscillator and voltage regulator. It is intended for low cost, low power communication systems with signal frequencies to 500 MHz and local oscillator frequencies as high as 200 MHz . The mixer is a 'Gilbert cell'' multiplier configuration which provides gain of 14 dB or more at 49 MHz .

The oscillator can be configured for a crystal, a tuned tank operation, or as a buffer for an external L.O. Noise figure at 49 MHz is typically below 6 dB and makes the device well suited for high performance cordless telephone. The low power consumption makes the NE612 excellent for battery operated equipment. Networking and other communications products can benefit from very low radiated energy levels within systems. The NE612 is available in an 8-lead dual in-line plastic package and an 8-lead SO (surface mounted miniature package).

## FEATURES

- Low current consumption
- Low cost
- Operation to 500 MHz
- Low radiated energy
- Low external parts count; sultable for crystal/ceramic filter
- Excellent sensitivity, gain, and noise figure
APPLICATIONS
- Cordless telephone

PIN CONFIGURATION


- Portable radio
- VHF transceivers
- RF data links
- Sonabuoys
- Communications receivers
- Broadband LANs
- HF and VHF frequency conversion


## BLOCK DIAGRAM



Double-Balanced Mixer and Oscillator

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 8-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE612N |
| 8-Pin Plastic SO | 0 to $+70^{\circ} \mathrm{C}$ | NE612D |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Maximum operating voltage | 9 | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {A }}$ | Operating ambient temperature range | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |

AC/DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$, Figure 1

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIn | Typ | Max |  |
| $\mathrm{V}_{\text {c }}$ | Power supply voltage range |  | 4.5 |  | 8.0 | V |
|  | DC current drain |  |  | 2.4 | 3.0 | mA |
| ${ }_{\text {fin }}$ | Input signal frequency |  |  | 500 |  | MHz |
| fosc | Oscillator frequency |  |  | 200 |  | MHz |
|  | Noise figured at 49MHz |  |  | 5.0 |  | dB |
|  | Third-order intercept point at 49 MHz | $R F_{\text {IN }}=-45 d B m$ |  | -15 |  | dBm |
|  | Conversion gain at 49MHz |  | 14 | 18 |  | dB |
| RIN | RF input resistance |  | 1.5 |  |  | k $\Omega$ |
| $\mathrm{Cin}^{\text {I }}$ | RF input capacitance |  |  | 3 |  | pF |
|  | Mixer output resistance | (Pin 4 or 5) |  | 1.5 |  | k $\Omega$ |



Figure 1. Test Configuration

## DESCRIPTION OF OPERATION

The NE612 is a Gilbert cell, an oscillator/ buffer, and a temperature compensated bias network as shown in the equivalent circuit. The Gilbert cell is a differential amplifier (Pins 1 and 2) which drives a balanced switching cell. The differential input stage provides gain and determines the noise figure and signal handling performance of the system.
The NE612 is designed for optimum low power performance. When used with the NE614 as a 49 MHz cordless telephone system, the NE612 is capable of receiving -119 dBm signals with a $12 \mathrm{~dB} \mathrm{~S} / \mathrm{N}$ ratio. Third-order intercept is typically -15 dBm (that's approximately +5 dBm output intercept because of the RF gain). The system designer must be cognizant of this large signal limitation. When designing LANs or other closed systems where transmission levels are high, and small-signal or signal-to-noise issues not critical, the input to the NE612 should be appropriately scaled.

Besides excellent low power performance well into VHF, the NE612 is designed to be flexible. The input, output, and oscillator ports can support a variety of configurations provided the designer understands certain constraints, which will be explained here.
The RF inputs (Pins 1 and 2) are biased internally. They are symmetrical. The equivalent AC input impedance is approximately $1.5 \mathrm{k} \| \mathrm{\| pF}$ through 50 MHz . Pins 1 and 2 can be used interchangeably, but they should not be DC biased externally. Figure 3 shows three typical input configurations.

The mixer outputs (Pins 4 and 5) are also internally biased. Each output is connected to the internal positive supply by a $1.5 \mathrm{k} \Omega$ resistor. This permits direct output termination yet allows for balanced output as well. Figure 4 shows three single-ended output configurations and a balanced output.

The oscillator is capable of sustaining oscillation beyond 200 MHz in crystal or tuned tank configurations. The upper limit of operation is determined by tank " $Q$ " and required drive levels. The higher the $Q$ of the tank or the smaller the required drive, the higher the


Figure 2. Equivalent Circuit
permissible oscillation frequency. If the required L.O. is beyond oscillation limits, or the system calls for an external L.O., the external signal can be injected at Pin 6 through a DC blocking capacitor. External L.O. should be $200 \mathrm{mV} V_{\text {P-p }}$ minimum to $300 \mathrm{mV} V_{\text {P.p }}$ maximum.

Figure 5 shows several proven oscillator circuits. Figure 5 a is appropriate for cordless telephones. In this circuit a third overtone parallel-mode crystal with approximately 5 pF load capacitance should be specified. Capacitor C3 and inductor L1 act as a fundamental trap. In fundamental mode oscillation the trap is omitted.

Figure 6 shows a Colpitts varacter tuned tank oscillator suitable for synthesizer-controlled applications. It is important to buffer the output of this circuit to assure that switching spikes from the first counter or prescaler do not end up in the oscillator spectrum. The dual-gate MOSFET provides optimum isolation with low current. The FET offers good isolation, simplicity, and low current, while the bipolar circuits provide the simple solution for non-critical applications. The resistive divider in the emitter-follower circuit should be chosen to provide the minimum input signal which will assume correct system operation.


Figure 3. Input Configuration

## Double-Balanced Mixer and Oscillator



Figure 4. Output Configuration

a. Colpitts Crystal Oscillator (Overtone Mode)

b. Colpitts L/C Tank Oscillator

c. Hartley L/C Tank Oscillator

Figure 5. Oscllator Circuits


## TEST CONFIGURATION



Figure 7. Typical Application for $\mathbf{4 6} / 49 \mathrm{MHz}$ Cordless Telephone


Figure 8. NE612 Third-Order intermod and 1dB Compression Point Performance


Figure 11


Figure 9. Input Third-Order Intercept Point vs $V_{\mathbf{C C}}$



Figure 10. Third-Order intercept Point vs Temperature


# NE/SA614A <br> Low Power FM IF System 

## Preilminary Specification

## DESCRIPTION

The NE/SA614A is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector, muting, logarithmic received signal strength indicator, and voltage regulator. The NE/SA614A features higher iF bandwidth ( 25 MHz ) and temperature compensated RSSI and limiters permitting higher performance application compared with the NE/SA604. The NE/SA614A is available in a 16-lead dual-in-line plastic and 16-lead SO (surface-mounted miniature package).

## FEATURES

- Low-power consumption 3.3mA typical
- Temperature compensated logarithmic Received Signal Strength Indicator (RSSI) with a
dynamic range in excess of 90 dB
- Two audio outputs - muted and unmuted
- Low external component count; sultable for crystal/ceramic filters
- Excelient sensitivity: $1.5 \mu \mathrm{~V}$ across input pins $(0.22 \mu \mathrm{~V}$ into $50 \Omega$ matching network) for 12 dB SINAD (Signal to Noise and Distortion ratlo) at 455 kHz
- SA614A meets consumer cellular radlo specifications

APPLICATIONS

- Consumer cellular radio FM IF
- Consumer communications recelvers
- Intermediate frequency ampification and detection up to 25 MHz
- RF level meter

PIN CONFIGURATION


- Spectrum anaiyzer
- Instrumentation
- FSK and ASK data recelvers


## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :--- | :---: | :---: |
| 16-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE614AN |
| $16-$ Pin Plastic SO (Surface-mounted miniature package); | 0 to $+70^{\circ} \mathrm{C}$ | NE614AD |
| $16-$ Pin Plastic DIP | -40 to $+85^{\circ} \mathrm{C}$ | SA614AN |
| $16-$ Pin Plastic SO (Surface-mounted miniature package); | -40 to $+85^{\circ} \mathrm{C}$ | SA614AD |

BLOCK DIAGRAM


September 13, 1988

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL AND PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Maximum operating voltàge | 9 | V |
| Storage temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature <br> NE614A | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |
| SA614A | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{cC}}=+6 \mathrm{~V}$ unless otherwise stated

| PARAMETER | TEST | NE614A |  |  | SA614A |  |  |  |
| :--- | :--- | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNIT |
| Power supply voltage range |  | 4.5 |  | 8.0 | 4.5 |  | 8.0 | V |
| DC current drain |  | 2.5 | 3.3 | 4.0 | 2.5 | 3.3 | 4.0 | mA |
| Mute switch input threshold (on) |  | 1.7 |  |  | 1.7 |  |  | V |

AC ELECTRICAL CHARACTERISTICS Typical reading at $T_{A}=25^{\circ} \mathrm{C} ; \mathrm{V}_{C C}=+6 \mathrm{~V}$ unless otherwise stated. IF frequency $=455 \mathrm{kHz}$; IF level $=-47 \mathrm{dBm} ; \mathrm{FM}$ modulation $=1 \mathrm{kHz}$ with $\pm 8 \mathrm{kHz}$ peak deviation. Audio output with C -message weighted filter and de-emphasis capacitor. Test circuit Figure 1. The parameters listed below are tested using automatic test equipment to assure consistent electrical characteristics. The limits do not represent the ultimate performance limits of the device. Use of an optimized RF layout will improve many of the listed parameters.

| PARAMETER | TEST CONDITIONS | NE/SA614A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| Input limiting'-3dB | Test at Pin 16 |  | -92 |  | $\mathrm{dBm} / 50 \Omega$ |
| AM rejection | 80\% AM 1kHz | 25 | 33 |  | dB |
| Recovered audio level | 15 nF de-emphasis | 60 | 175 | 260 | $\mathrm{mV} \mathrm{m}_{\text {m }}$ |
| Recovered audio level | 150pF de-emphasis |  | 530 |  | $\mathrm{mV}_{\mathrm{mm}}$ |
| SINAD sensitivity | RF level -97dBm |  | 12 |  | dB |
| THD |  | -30 | -42 |  | dB |
| Signal-to-noise ratio | No modulation for noise |  | 68 |  | dB |
| RSSI output | RF leval $=-118 \mathrm{dBm}$ | 0 | 160 | 800 | mV |
|  | RF level $=-68 \mathrm{dBm}$ | 1.7 | 2.50 | 3.3 | V |
|  | RF level $=-18 \mathrm{dBm}$ | 3.6 | 4.80 | 5.8 | V |
| RSSI range | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | 80 |  | dB |
| RSSI accuracy | $\mathrm{R}_{4}=100 \mathrm{kPin} 5$ |  | $\pm 2.0$ |  | dB |
| IF input impedance |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
| IF output impedance |  | 0.85 | 1.0 |  | $\mathrm{k} \Omega$ |
| Limiter input impedance |  | 1.4 | 1.6 |  | $\mathrm{k} \Omega$ |
| Unmuted audio output resistance |  |  | 58 |  | $\mathrm{k} \Omega$ |
| Muted audio output resistance |  |  | 58 |  | k $\Omega$ |

NOTE:

1. NE614A data sheets refer to power at $50 \Omega$ input termination; about 21 dB less power actually enters the internal 1.5 k input.

| NE614A (50) | NE614A $(1.5 \mathrm{k}) /$ NE615 (1.5k) |
| :--- | :--- |
| -97 dBm | -118 dBm |
| -47 dBm | -68 dBm |
| +3 dBm | -18 dBm |

The NE615 and NE614A are both derived from the same basic die. The NE615 performance plots are directly applicable to the NE614A.


C1 $10 \mathrm{nF}+80-20^{\circ}=63 \mathrm{~V} \times 10000-25 \mathrm{~V}$ Ceramic
C2 $100 \mathrm{mF}: 10 \% 50 \mathrm{~V}$
C3 $100 \mathrm{nF}: 10^{\circ} \div 50 \mathrm{~V}$
CA $100 \mathrm{nF}=10 \% 50 \mathrm{~V}$
C5 100nF: $10 \% 50 \mathrm{~V}$
C6 100F: 240100 V NPO Ceramc
C7 100nF: $10 \% 50 \mathrm{~V}$
C8 $100 \mathrm{nF}=10 \% 50 \mathrm{~V}$
C. 15nf: 10\% 50V

C10 150pF: $\mathbf{2 0}^{\circ}$. 100 V N 1500 Ceramic
C11 1nf: 10\% 100V K2000. Y5P Ceramac
C12 6 but $: 20 \% 25 \mathrm{~V}$ tantalum
FI 455kmz Ceramic Filler Murat SFG455A3
F2 455k $\mathrm{H}_{2}$ IF Fiter
R1 51 ?: $1 \% 1 / 4 \mathrm{~W}$ motar film
R2 $1500 \Omega=1 \%$, $/ 4 \mathrm{~W}$ Mersil Fim
R3 1500n: $5 \%$ 1/8W Cartoon Composition
Ra $100 \mathrm{k} 2: 1 \%, 1 / 4 \mathrm{~W}$ Matal Fwm


Flgure 1. NE614A Test Clrcult


Figure 2. Equivalent Circult

## CIrcuit Description

The NE/SA614A ls a very high galn, high frequency device. Correct operation is not possible if good RF layout and gain stage practices are not used. The NE/SA614A can not be evaluated independent of circult, components, and board layout. A physical layout which correlates to the electrical limits is shown In Figure 1. This conflguration can be used as the basis for production layout.

The NE/SA614A is an IF signal processing system suitable for IF frequencies as high as 21.4 MHz . The device consists of two limiting amplifiers, quadrature detector, direct audio output, muted audio output, and signal strength indicator (with log output char-
acteristic). The sub-systems are shown in Figure 2. A typical application with 45 MHz input and 455 kHz IF is shown in Figure 3.

## IF Ampilfiers

The IF amplifier section consists of two log-limiting stages. The first consists of two differential amplifiers with 39dB of gain and a small signal bandwidin of 41 MHz (when driven from a $50 \Omega$ source). The output of the first limiter is a low impedance emitter follower with $1 \mathrm{k} \Omega$ of equivalent series resistance. The second limiting stage consists of three differential amplifiers with a gain of 62 dB and a small signal AC bandwidth of 28 MHz . The outputs of the final differential stage are buffered to the internal quadrature detector. One of the outputs is available at Pin 9 to
drive an external quadrature capacitor and LCC quadrature tank.

Both of the limiting amplifier stages are DC biased using feedback. The buffered output of the final differential amplifier is fed back to the input through $42 \mathrm{k} \Omega$ resistors. As shown in Figure 2 the input impedance is established for each stage by tapping one of the feedback resistors $1.6 \mathrm{k} \Omega$ from the input. This requires one additional decoupling capacitor from the tap point to ground.

Because of the very high gain, bandwidth and input impedance of the limiters, there is a very real potential for instability at IF frequencies above 455 kHz . The basic phenomenon is shown in Figure 6. Distributed feed-


Flgure 3. Typlcal Application Cellular Radlo (45MHz to 455 kHz )


Figure 4. First Limiter Blas
back (capacitance, inductance and radiated fields) forms a divider from the output of the limiters back to the inputs (including the RF input). If this feedback divider does not cause attenuation greater than the gain of the forward path, then oscillation or low level regeneration is likely. If regeneration occurs, two symptoms may be present: (1) The RSSI output will be high with no signal input (should nominally be 250 mV or lower), and (2) the demodulated output will demonstrate a threshold. Above a certain input level, the limited signal will begin to dominate the regeneration, and the demodulator will begin to operate in a "normal" manner.

There are three primary ways to deal with regeneration: (1) Minimize the


Figure 5. Second Limiter and Quadrature Detector


Figure 6. Feedback Paths
feedback by gain stage isolation, (2) lowerthe stage input impedances, thus increasing the feedback attenuation factor, and (3) reduce the gain. Gain reduction can effectively be accomplished by adding attenuation between stages. This can also lower the input impedance if well planned. Examples of impedance/gain adjustment are shown in Figure 7. Reduced gain will result in reduced limiting sensitivity.

A feature of the NE614A IF amplifiers, which is not specified, is low phase shift. The NE614A is fabricated with a 10 GHz process with very small collec-
tor capacitance. It is advantageous in some applications that the phase shift changes only a few degrees over a wide range of signal input amplitudes. Additional information will be provided in the upcoming product specification (this is a preliminary specification) when characterization is complete.

## Stability Considerations

The high gain and bandwidth of the NE614A in combination with its very low currents permit circuit implementation with superior performance. However, stability must be maintained and, to do that, every possible feedback
mechanism must be addressed. These mechanisms are: 1) Supply lines and ground, 2) stray layout inductances and capacitances, 3) radiated fields, and 4) phase shift. As the system IF increases, so must the attention to fields and strays. However, ground and supply loops cannot be overlooked, especially at lower frequencies. Even at 455 kHz , using the test layout in Figure 1, instability will occur if the supply line is not decoupled with two high quality RF capacitors, a $0.1 \mu \mathrm{~F}$ monolithic right at the $V_{c c}$ pin, and a $6.8 \mu \mathrm{~F}$ tantalum on the supply line. An electrolytic is not an adequate substitute. At 10.7 MHz , a $1 \mu \mathrm{~F}$ tantalum has proven acceptible with this layout. Every layout must be evaluated on its own merit, but don't underestimate the importance of good supply bypass.

At 455 kHz , if the layout of Figure 1 or one substantially similar is used, it is possible to directly connect ceramic filters to the input and between limiter stages with no special consideration. At frequencies above 2 MHz , some input impedance reduction is usually necessary. Figure 7 demonstrates a practical means.

As illustrated in Figure 8, $430 \Omega$ external resistors are applied in parallel to the internal $1.6 \mathrm{k} \Omega$ load resistors, thus presenting approximately $330 \Omega$ to


7a. Terminating High Impedance Filters with Transformation to Low Impedance


7b. Low Impedance Termination and Gain Reduction
Figure 7. Practicai Termination
the filters. The input fitter is a crystal type for narrow-band selectivity. The fitter is terminated with a tank which transforms to $330 \Omega$. The interstage filter is a ceramic type which doesn't contribute to system selectivity, but does suppress wideband noise and stray signal pickup. In wideband 10.7 MHz IFs the input filter can also be ceramic, directly connected to Pin 16.

In some products it may be impractical to utilize shielding, but this mechanism may be appropriate to 10.7 MHz and
21.4 MHz IF. One of the benefits of low current is lower radiated field strength, but lower does not mean non-existent. A spectrum analyzer with an active probe will clearly show IF energy with the probe held in the proximity of the second limiter output or quadrature coil. No specific recommendations are provided, but mechanical shielding should be considered if layout, bypass, and input impedance reduction do not solve a stubborn instability.
phase shift. The phase shift of the limiters is very low, but there is phase shift contribution from the quadrature tank and the filters. Most filters demonstrate a large phase shift across their passband (especially at the edges). If the quadrature detector is tuned to the edge of the filter passband, the combined filter and quadrature phase shift can aggravate stability. This is not usually a problem, but should be kept in mind.


Figure 8. Crystal Input Filter with Ceramic Interstage Filter

## Quadrature Detector

Figure 5 shows an equivalent circuit of the NE614A quadrature detector. It is a multiplier cell similar to a mixer stage. Instead of mixing two different frequencies, it mixes two signals of common frequency but different phase. Internal to the device, a constant amplitude (limited) signal is differentially applied to the lower port of the multiplier. The same signal is applied single ended to an external capacitor at $P$ in 9 . There is a $90^{\circ}$ phase shift across the plates of this capacitor, with the phase shifted signal applied to the upper port of the multiplier at Pin 8. A quadrature tank (parallel L/C network) permits frequency selective phase shifting at the IF frequency. This quadrature tank must be returned to ground through a DC blocking capacitor.

The loaded $Q$ of the quadrature tank impacts three fundamental aspects of the detector: Distortion, maximum modulated peak deviation, and audio output amplitude. Typical quadrature curves are illustrated in Figure 10. The phase angle translates to a shift in the multiplier output voltage.

Thus a small deviation gives a large output with a high Qtank. However, as the deviation from resonance increases, the nonlinearity of the curve increases (distortion), and, with too much deviation, the signal will be outside the quadrature region (limiting the peak deviation which can be demodulated). If the same peak deviation is applied to a lower Qtank, the deviation will remain in a region of the curve which is more linear (less distortion), but creates a smalier phase angle (smaller output amplitude). Thus the $Q$ of the quadrature tank must be tailored to the design. Basic equations and an example for determining $Q$ are shown below. This explanation includes first order effects only.

Frequency discriminator design equations for NE614A

$$
V_{O}=\frac{C_{S}}{C_{P}+C_{S}} \cdot \frac{1}{1+\frac{\omega_{1}}{Q_{1} S}+\left(\frac{\omega_{1}}{S}\right)^{2}} \cdot V_{N}
$$



$$
\text { where } \begin{align*}
\omega_{1} & =\frac{1}{\sqrt{L\left(C_{P}+C_{S}\right)}}  \tag{b}\\
Q_{1} & =R\left(C_{p}+C_{s}\right) \omega \tag{1c}
\end{align*}
$$

From the above equation, the phase shift between nodes 1 and 2, or the phase across $\mathrm{C}_{8}$ will be:

$$
\begin{equation*}
\phi=\angle \mathrm{V}_{\mathrm{O}}-\angle \mathrm{V}_{\mathrm{N}}= \tag{2}
\end{equation*}
$$

$$
\operatorname{tg}^{-1}\left[\frac{\frac{\omega_{1}}{Q_{1} \omega}}{1-\left(\frac{\omega_{1}}{\omega}\right)^{2}}\right]
$$

Figure 10. Is the piot of $\phi$ vs. $\left(\frac{\omega}{\omega_{1}}\right)$ $H$ is notable that at $\omega=\omega_{1}$, the phase shift is $\frac{\pi}{2}$ and the response is close to a straight line with a slope of

$$
\frac{\Delta \phi}{\Delta \omega}=\frac{2 Q_{1}}{\omega_{1}}
$$

The signal $\mathrm{V}_{\mathrm{o}}$ would have a phase shift of $\left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]$ with respect to the $\mathrm{V}_{\mathrm{w}}$.

$$
\text { If } V_{m}=A \operatorname{Sin} \omega t
$$

$$
\begin{aligned}
\Rightarrow & V_{O}=A \\
& \sin \left[\omega+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{aligned}
$$

Multiplying the two signals in the mixer, and low pass fittering yields:

$$
\begin{align*}
& V_{N} \cdot V_{O}=A^{2} \operatorname{Sin} \omega t  \tag{4}\\
& \quad \operatorname{Sin}\left[\alpha+\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

$$
\begin{align*}
\Rightarrow & V_{\text {out }}=\frac{1}{2} A^{2}  \tag{5}\\
& \cos \left[\frac{\pi}{2}-\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega\right]
\end{align*}
$$

after low pass fittering

$$
\begin{aligned}
& =\frac{1}{2} A^{2} \operatorname{Sin}\left(\frac{2 Q_{1}}{\omega_{1}}\right) \omega \\
& V_{\text {our }} \propto 2 Q_{1}\left(\frac{\omega}{\omega_{1}}\right)=
\end{aligned}
$$

$$
\left[2 \mathrm{Q}_{1}\left(\frac{\omega_{1}+\Delta \omega}{\omega_{1}}\right)\right]
$$

$$
\text { For } \frac{2 Q_{1} \omega}{\omega_{1}} \ll \frac{\pi}{2}
$$

Which is the discriminated FM output. (Note that $\Delta \omega$ is the deviation frequency from the carrier $\omega_{.}$.)

Ref. Krauss, Raab, Bastian; Solid State Radio Eng.; Wiley,1980, p. 311. Example: At 455 kHz IF, with $\pm 5 \mathrm{kHz}$ FM deviation. The max/min normalized frequency will be

$$
\frac{455 \pm 5 \mathrm{kHz}}{455}=1.010 \text { or } 0.990
$$

Go to the $\phi$ vs. normalized frequency curves (Figure 10) and draw a vertical straight line at $\left(\frac{\omega}{\omega_{1}}\right)=1.01$. The curves with $Q=100, Q=40$ are not linear, but Q = 20 and less shows better linearity for this application. Too small Q decreases the amplitude of the discriminated FM signal. (Eq.6)
$\Rightarrow$ Choose a Q $=20$.

The internal R of the 614A is 40k. From Eq. 1c, and then 1b, it results that

$$
C_{p}+C_{s}=174 \mathrm{pF} \text { and } L=0.7 \mathrm{mH} .
$$

A more exact analysis including the source resistance of the previous stage shows that there is a series and a parallel resonance in the phase detector tank. To make the parallel and series resonances close, and to get maximum attenuation of higher harmonics at 455 kHz IF, we have found that a $\mathrm{C}_{\mathrm{s}}=10 \mathrm{pF}$ and $\mathrm{C}_{\mathrm{p}}=164 \mathrm{pF}$ (commercial values of 150 pF or 180 pF may be practical), will give the best results. A variable inductor which can be adjusted around 0.7 mH should be chosen and optimized for minimum distortion. (For 10.7 MHz , a value of $\mathrm{C}_{\mathrm{s}}=1 \mathrm{pF}$ is recommended.)

## Audio Outputs

Two audio outputs are provided. Both are PNP current-to-voltage converters with $55 \mathrm{k} \Omega$ nominal internal loads. The unmuted output is always active to permit the use of signaling tones in systems such as cellular radio. The other output can be muted with 70 dB typical attenuation. The two outputs have an internal $180^{\circ}$ phase difference.

The nominal frequency response of the audio outputs is 300 kHz . This response can be increased with the addition of external resistors from the output pins to ground in parallel with the internal 55 k resistors, thus lowering the output time constant. Since the output structure is a current-to-voltage converter (current is driven into the resistance, creating a voltage drop), adding external parallel resistance also has the effect of lowering the output audio amplitude and DC level.

This technique of audio bandwidth expansion can be effective in many applications such as SCA receivers and data transceivers. Because the two outputs have a $180^{\circ}$ phase relationship, FSK demodulation can be accomplished by applying the two outputs differentially across the inputs of an op amp or comparator. Once the threshold of the reference frequency (or "no-signal" condition) has been established, the two outputs will shift in
opposite directions (higher or lower output voltage) as the input frequency shifts. The output of the comparator will be the logic output. The choice of op amp or comparator will depend on the data rate. With high IF frequency ( 10 MHz and above), and wide IF bandwidth (L/C filters) data rates in excess of 4 Mbaud are possible.

## RSSI

The "received signal strength indicator", or RSSI, of the NE614A demonstrates monotonic logarithmic output over a range of 90 dB . The signal strength output is derived from the summed stage currents in the limiting amplifiers. It is essentially independent of the IF frequency. Thus, unfiltered signals at the limiter inputs, spurious products, or regenerated signals will manifest themselves as RSSI outputs. An RSSI output of greater than 250 mV with no signal (or a very small signal) applied, is an indication of possible regeneration or oscillation.

In order to achieve optimum RSSI linearity, there must be a 12 dB insertion loss between the first and second limiting amplifiers. With a typical 455 kHz ceramic fitter, there is a nominal 4 dB insertion loss in the fitter. An additional 6 dB is lost in the interface between the fitter and the input of the second limiter. A small amount of additional loss must be introduced with a typical ceramic fitter. In the test circuit used for cellular radio applications (Figure 3) the optimum linearity was achieved with a $5.1 \mathrm{k} \Omega$ resistor from the output of the first limiter ( $P$ in 14) to the input of the interstage filter. With this resistor from Pin 14 to the filter, sensitivity of $0.25 \mu \mathrm{~V}$ for 12 dB SINAD was achieved. With the $3.6 \mathrm{k} \Omega$ resistor, sensitivity was optimized at $0.22 \mu \mathrm{~V}$ for 12 dB SINAD with minor change in the RSSI linearity.

Any application which requires optimized RSSI linearity, such as spectrum analyzers, cellular radio, and certain types of telemetry, will require cereful attention to limiter interstage cumponent selection. This will be especially true with high IF frequencies which require insertion loss or impedance reduction for stability.

At low frequencies the RSSI makes an excellent logarithmic AC voltmeter.

For data applications the RSSI is effective as an amplitude shift keyed (ASK) data slicer. If a comparator is applied to the RSSI and the threshold set slightly above the no signal level, when an inband signal is received the comparator will be sliced. Unlike FSK demodulation, the maximum data rate is somewhat limited. An internal capacitor limits the RSSI frequency response to about 100 kHz . At high data rates the rise and fall times will not be symmetrical.

The RSSI output is a current-to-voltage converter similar to the audio outputs. However, an external resistor is required. With a $91 \mathrm{k} \Omega$ resistor, the output characteristic is 0.5 V for a 10 dB change in the input amplitude.

## Additional Circuitry

Internal to the NE614A are voltage and current regulators which have been temperature compensated to maintain the performance of the device over a wide temperature range. These regulators are not accessible to the user.


## Dolby Noise Reduction Circuit

## Product Specification

## DESCRIPTION

The NE645/646 is a monolithic audio noise reduction circuit designed as a direct replacement device for the NE645B/NE646B in Dolby* B-Type noise reduction systems. The NE645/ 646 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape, and to improve the noise level in FM broadcast reception. This circuit is available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, California.

NOTE:
"T.M. Dolby Laboratories Licensing Corporation.

## FEATURES

- Accurate record mode frequency response
- Excellent frequency response tracking with temperature and $\mathbf{V C c}_{\mathrm{cc}} \pm 0.4 \mathrm{~dB}$ typlcal
- Excellent back-to-back dynamic response - DC shift less than 20 mV typlcal
- Improved stabillty of all op amps
- High reliability packaging


## APPLICATIONS

- Tape decks
- Dolby surround sound system

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE645N |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE646N |

## BLOCK DIAGRAM



## Dolby Noise Reduction Circuit

ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :---: | :---: | :---: | :---: |
| $V_{\text {cc }}$ | Supply voltage | 24 | V |
| $\begin{aligned} & T_{A} \\ & T_{S T G} \end{aligned}$ | Temperature range Operating ambient Storage | $\begin{gathered} 0 \text { to }+70 \\ -65 \text { to }+150 \end{gathered}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| TSOLD | Lead soldering temperature (10sec max) | +300 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to 580 mV RMS ( 0 dB ) at Pin 3, $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE645 |  |  | NE646 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage Range |  | 8 |  | 20 | 8 |  | 20 | V |
| ${ }_{\text {ICc }}$ | Supply Current | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ |  | 16 | 24 |  | 16 | 24 | mA |
| $A_{V}$ | Voltage gain (Pins 5-3) | $\mathrm{f}=1 \mathrm{kHz}$ (Pins 6 and 2 connected) | 24.5 | 26 | 27.5 | 24.5 | 26 | 27.5 | dB |
| $A_{V}$ | Voltage gain (Pins 3-7) | $\mathrm{f}=1 \mathrm{kHz}, 0 \mathrm{~dB}$ at Pin 3 , noise reduction out | -0.5 | 0 | +0.5 | -0.5 | 0 | +0.5 | dB |
|  | Distortion THD, 2nd and 3rd harmonic | $\begin{gathered} f=20 \mathrm{~Hz}-10 \mathrm{kHz}, 0 \mathrm{~dB} \\ \mathrm{f}=20 \mathrm{~Hz}-10 \mathrm{kHz},+10 \mathrm{~dB} \end{gathered}$ |  | $\begin{aligned} & 0.05 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.3 \end{aligned}$ |  | $\begin{gathered} 0.05 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 0.2 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | Signal handling ${ }^{1}$ ( $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ ) | $1 \%$ dist at 1 kHz | +12 | +15 |  | +12 | +15 |  | dB |
| S/N | Signal-to-noise ratio ${ }^{2}$ | Record mode Playback mode | $\begin{aligned} & 67 \\ & 77 \end{aligned}$ | $\begin{aligned} & 72 \\ & 82 \end{aligned}$ |  | $\begin{aligned} & 64 \\ & 74 \end{aligned}$ | $\begin{aligned} & \hline 72 \\ & 82 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Record mode <br> Frequency response (at Pin 7) referenced to encode monitor point (Pin 3) | $\begin{gathered} f=1.4 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ -30 \mathrm{~dB} \end{gathered}$ | $\begin{gathered} -1 \\ -16.6 \\ -23.5 \end{gathered}$ | $\begin{gathered} 0 \\ -15.6 \\ -22.5 \end{gathered}$ | $\left\lvert\, \begin{gathered} +1 \\ -14.6 \\ -21.5 \end{gathered}\right.$ | $\begin{array}{\|l} -1.5 \\ -17.1 \\ -24.0 \end{array}$ | $\left\lvert\, \begin{gathered} 0 \\ -15.6 \\ -22.5 \end{gathered}\right.$ | $\begin{array}{r} +1.5 \\ -14.1 \\ -21.0 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{gathered} \mathrm{f}=5 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ -30 \mathrm{~dB} \\ -40 \mathrm{~dB} \end{gathered}$ | $\begin{array}{\|} -0.7 \\ -17.8 \\ -22.8 \\ -30.2 \\ \hline \end{array}$ | $\begin{aligned} & +0.3 \\ & -16.8 \\ & -21.8 \\ & -29.7 \end{aligned}$ | $\begin{array}{r} +1.3 \\ -15.8 \\ -20.8 \\ -28.7 \end{array}$ | $\begin{gathered} -1.2 \\ -18.3 \\ -23.3 \\ -30.3 \end{gathered}$ | $\begin{aligned} & +0.3 \\ & -16.8 \\ & -21.8 \\ & -29.7 \end{aligned}$ | $\begin{array}{r} +1.8 \\ -15.3 \\ -20.3 \\ -28.2 \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \hline \end{aligned}$ |
|  |  | $\begin{gathered} f=20 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ \\ -30 \mathrm{~dB} \end{gathered}$ | $\begin{gathered} -0.3 \\ -18.3 \\ -24.5 \end{gathered}$ | $\begin{array}{r} +0.7 \\ -17.3 \\ -23.5 \end{array}$ | $\begin{gathered} +1.7 \\ -16.3 \\ -22.5 \end{gathered}$ | $\begin{array}{\|c} -0.8 \\ -18.8 \\ -25.0 \\ \hline \end{array}$ | $\begin{array}{r} +0.7 \\ -17.3 \\ -23.5 \\ \hline \end{array}$ | $\begin{array}{\|l} +2.2 \\ -15.8 \\ -22.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Back-to-back frequency response | Using typical record mode .5 frequency response test points | -1 | 0 | +1 | -1.5 | 0 | + 1.5 | dB |
| $\mathrm{R}_{\text {IN }}$ | Input resistance | $\begin{aligned} & \text { Pin } 5 \\ & \text { Pin } 2 \end{aligned}$ | $\begin{aligned} & 35 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 50 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 65 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & 35 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 50 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 65 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Rout | Output resistance | $\begin{aligned} & \text { Pin } 6 \\ & \text { Pin } 3 \\ & \text { Pin } 7 \end{aligned}$ | 1.9 | $\begin{aligned} & 2.4 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 120 \\ & 120 \end{aligned}$ | 1.9 | $\begin{aligned} & 2.4 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & \hline 3.1 \\ & 120 \\ & 120 \\ & \hline \end{aligned}$ | $\mathrm{k} \Omega$ $\Omega$ $\Omega$ |
|  | Back-to-back frequency response shift vs temperature vs supply voltage | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ 8-20 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ |  |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## NOTES:

1. See maximum signal handling versus supply voltage characteristics.
2. All noise levels are measured CCIR/ARM weighted using a 10 k source with respect to Dolby level. See Dolby Laboratories Bulletin 19.

## TYPICAL PERFORMANCE CHARACTERISTICS



APPLICATION INFORMATION
The NE645/646 is a direct replacement for the NE645B/646B. The NE645/646 incorpo-
rates improved design techniques to insure excellent performance required in Dolby B and C Type Audio Noise Reduction Systems. Critical component values are unchanged
except for C309 on Pin 1 which is now an optional component in specific applications defined by Dolby Laboratories. All circuit parameters are guaranteed at $12 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.

DOLBY ENCODER Output for constant level input (single tone frequency response)

|  | Input Level (dB) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (kHz) | 0 (Dolby Level) | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 |  |  |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 |  |  |  |  |  |  | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

## NOTE:

The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerances which licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

## TEST CIRCUIT



## Signetics

## Linear Products

## DESCRIPTION

The NE649 is an audio noise reduction circuit designed for use in low voltage entertainment systems. The circuit is used to reduce the level of background noise introduced during the recording and playback of audio signals on magnetic tape and improve the noise

## Dolby is a trademark of Dolby Laboratories Licensing Corporation

NE649

## Low Voltage Dolby Noise Reduction Circuit

## Product Specification

level in FM broadcast reception. The circuit is intended for use in automotive and portable cassette Dolby ${ }^{\text {TM }}$ B-Type noise reduction systems. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

## FEATURE

- Low voltage operation

APPLICATION

- Tape decks

PIN CONFIGURATION


ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16-Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE649N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage | 16 | V |
| $\mathrm{~T}_{\text {A }}$ | Operating temperature range | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature 10 sec max | +300 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



## Low Voltage Dolby Noise Reduction Circuit

DC ELECTRICAL CHARACTERISTICS $V_{C C}=9 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to $580 \mathrm{~m} V_{\text {RMS }}$ (OdB) at Pin 3 , $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE649 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage range ${ }^{3}$ |  | 6 | 9 | 14 | v |
|  | Minimum voltage supply for 8 dB headroom 10 dB headroom | $\begin{aligned} & \mathrm{f}=1.4 \mathrm{kHz} \\ & \mathrm{THD}<1 \% \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.5 \end{aligned}$ |  |  | $\begin{aligned} & v \\ & v \end{aligned}$ |
| Icc | Supply Current |  |  | 11 | 18 | mA |
| Icc | Supply Current ${ }^{1}$ |  |  |  | 20 | mA |
| Av | Voltage gain (Pins 5-3) | $f=1 \mathrm{kHz}$ <br> (Pins 6 and 2 connected) | 24.5 | 26 | 27.5 | dB |
| $A_{V}$ | Voltage gain (Pins 3-7) | $f=1 \mathrm{kHz}, \mathrm{OdB}$ at $\operatorname{Pin} 3$, noise reduction out | -0.5 | 0 | +0.5 | dB |
|  | Distortion | $\mathrm{f}=20 \mathrm{kHz}$ to 10 kHz , OdB $\mathrm{f}=20 \mathrm{~Hz}$ to $10 \mathrm{kHz},+10 \mathrm{~dB}$ |  | $\begin{gathered} 0.05 \\ 0.2 \end{gathered}$ | $\begin{aligned} & 0.2 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \end{aligned}$ |
|  | Signal Handling <br> (See Performance Characteristics) |  |  |  |  |  |
| S/N | Signal-to-noise ratio ${ }^{2}$ | Record <br> (Pins 6 and 2 connected) Playback <br> (Pins 6 and 2 connected) | $\begin{aligned} & 64 \\ & 74 \end{aligned}$ | $\begin{aligned} & 72 \\ & 82 \end{aligned}$ |  | dB dB |
|  | Record mode frequency response (at Pin 7) referenced to encode monitor point (Pin 3) | $\begin{aligned} &!\mathrm{f}= 1.4 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ &-20 \mathrm{~dB} \\ &-30 \mathrm{~dB} \end{aligned}$ | $\begin{array}{\|r} -1.5 \\ -17.1 \\ -24.0 \end{array}$ | $\begin{array}{\|c\|} 0 \\ -15.6 \\ -22.5 \\ \hline \end{array}$ | $\begin{aligned} & +1.5 \\ & -14.1 \\ & -21.0 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{gathered} \mathrm{f}=5 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ -30 \mathrm{~dB} \\ -40 \mathrm{~dB} \end{gathered}$ | $\begin{array}{\|r\|} -1.2 \\ -18.3 \\ -23.3 \\ -30.2 \end{array}$ | $\begin{aligned} & +0.3 \\ & -16.8 \\ & -21.8 \\ & -29.7 \end{aligned}$ | $\begin{gathered} +1.8 \\ -15.3 \\ -20.3 \\ -28.2 \end{gathered}$ | $\begin{aligned} & d B \\ & d B \\ & d B \\ & d B \end{aligned}$ |
|  |  | $\begin{gathered} f=20 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ -30 \mathrm{~dB} \end{gathered}$ | $\begin{aligned} & -0.8 \\ & -18.8 \\ & -25.0 \end{aligned}$ | $\begin{aligned} & +0.7 \\ & -17.3 \\ & -23.5 \end{aligned}$ | $\begin{array}{r} +2.2 \\ -15.8 \\ -22.0 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Back-to-back frequency response | Using typical record mode response |  | $\pm 1.5$ |  | db |
| $\mathrm{R}_{\text {IN }}$ | Input resistance | Pin 5 Pin 2 | $\begin{aligned} & 35 \\ & 3.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 50 \\ & 4.2 \end{aligned}$ | $\begin{gathered} 65 \\ 5.3 \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Rout | Output resistance | $\begin{aligned} & \text { Pin } 6 \\ & \text { Pin } 3 \\ & \text { Pin } 7 \end{aligned}$ | 1.9 | $\begin{aligned} & 2.4 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 120 \\ & 120 \end{aligned}$ | $\mathrm{k} \Omega$ $\Omega$ $\Omega$ |
|  | Record mode frequency response shift vs temperature | $\begin{gathered} 0 \text { to } 70^{\circ} \mathrm{C} \\ -40 \text { to } 85^{\circ} \mathrm{C} \\ 6 \text { to } 14 \mathrm{~V} \end{gathered}$ |  |  |  | $\begin{gathered} d B \\ d B \\ d B / V \end{gathered}$ |

## NOTES:

1. With electronic switching.
. All noise CCIR/ARM weighted using a 10k source with respect to Dolby level. See Dolby Laboratories Bulletin 19 .
2. The circuit will function as low as $V_{C C}=4.5 \mathrm{~V}$ (i.e., output signal present). See graphs of $l_{\mathrm{CC}}$ and signal handling vs $V_{C C}$.

TYPICAL PERFORMANCE CHARACTERISTICS


Low Voltage Dolby Noise Reduction Circuit

DOLBY ENCODER Output for constant level input (single tone frequency response)

| $\begin{aligned} & \text { FREQUENCY } \\ & (\mathbf{k H z}) \end{aligned}$ | INPUT LEVEL (dB) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | (DOLBY <br> LEVEL) | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.14 |  | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.2 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.3 | 0 | 0.3 |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.4 |  |  |  |  |  |  | 2.9 | 3.0 | 2.9 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 |  |  |  |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 |  |  |  |  |  |  | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE:
The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be consuma figures can, however, be used to plot typical characteristics.

TEST CIRCUIT


# NE650 <br> Dolby B-Type Noise Reduction Circuit 

## Product Specification

## DESCRIPTION

The NE650 is a monolithic audio noise reduction circuit designed for use in Dolby ${ }^{\top}{ }^{3}$ B-Type noise reduction systems. The NE650 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape.

The NE650 features excellent dynamic characteristics over a wide range of operating conditions and is pin-compatible with NE645/646. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

Dolby is a trademark of Dolby Laboratories Licensing Corporation.

## ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE |
| :---: | :---: | :---: |
| 16 -Pin Plastic DIP | 0 to $+70^{\circ} \mathrm{C}$ | NE 650 N |

## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $V_{\text {CC }}$ | Supply voltage | 24 | V |
|  | Temperature range |  |  |
| $\mathrm{T}_{\text {A }}$ | Operating ambient | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature $(10$ sec. $\max )$ | +300 | ${ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $V_{C C}=12 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz . All levels referenced to $580 \mathrm{~m} V_{\text {RMS }}(0 \mathrm{db})$ at Pin 3 , $T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| SYMBOL | PARAMETER | TEST CONDITIONS | NE650 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | 8 |  | 20 | V |
| Icc | Supply current | Electronic switching on |  | 16 | 24 | mA |
|  | Voltage gain (Pins 5-3) | $\mathrm{f}=1 \mathrm{kHz}$ (Pins 6 and 2 connected) | 25.5 | 26 | 26.5 | dB |
|  | Voltage gain (Pins 3-7) | $f=k H z, 0 d B$ at Pin 3, noise reduction out | -0.5 | 0 | +0.5 | dB |
| Av |  | $\mathrm{f}=1 \mathrm{kHz}$ |  | 13 |  | dB |
|  | Voltage gain (Pins 2-3) | $f=20 \mathrm{~Hz}$ to $10 \mathrm{kHz}, 0 \mathrm{~dB}$ |  | 0.05 | 0.1 | \% |
|  | Distortion <br> THD: 2nd and 3rd harmonic | $f=20 \mathrm{~Hz}$ to $10 \mathrm{kHz},+10 \mathrm{~dB}$ |  | 0.15 | 0.3 | \% |
|  | Signal handling | $1 \%$ distortion at 1 kHz | +12 | + 15 |  | dB |
| S/N | Signal-to-noise ratio* | Record mode Playback mode | $\begin{aligned} & 68 \\ & 78 \end{aligned}$ | $\begin{aligned} & 72 \\ & 82 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  | Back-to-back frequency response | Using typical record mode response |  | $\pm 0.5$ |  | dB |
|  | Record mode frequency response (at Pin 7) referenced to encode monitor point (Pin 3) | $\begin{gathered} \mathrm{f}=1.4 \mathrm{kHz} \\ 0 \mathrm{~dB} \\ -20 \mathrm{~dB} \\ -30 \mathrm{~dB} \end{gathered}$ | $\begin{array}{r} -0.5 \\ -16.1 \\ -23.5 \end{array}$ | $\begin{gathered} 0 \\ -15.6 \\ -22.5 \end{gathered}$ | $\begin{aligned} & +0.5 \\ & -15.1 \\ & -21.5 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & \mathrm{f}=5 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ & -20 \mathrm{~dB} \\ & -30 \mathrm{~dB} \\ & -40 \mathrm{~dB} \end{aligned}$ | $\begin{gathered} -0.7 \\ -17.3 \\ -22.3 \\ -30.2 \end{gathered}$ | $\begin{aligned} & +0.3 \\ & -16.8 \\ & -21.8 \\ & -29.7 \end{aligned}$ | $\begin{gathered} +1.3 \\ -16.3 \\ -21.3 \\ -29.2 \end{gathered}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & \hline f=20 \mathrm{kHz} \\ & 0 \mathrm{~dB} \\ & -20 \mathrm{~dB} \\ & -30 \mathrm{~dB} \end{aligned}$ | $\begin{gathered} -0.3 \\ -18.3 \\ -24.5 \end{gathered}$ | $\begin{array}{r} +0.7 \\ -17.3 \\ -23.5 \end{array}$ | $\begin{gathered} +1.7 \\ -16.3 \\ -22.5 \end{gathered}$ | dB dB dB |
| $\mathrm{R}_{\text {IN }}$ | Input resistance | $\begin{aligned} & \text { Pin } 5 \\ & \text { Pin } 2 \end{aligned}$ | $\begin{aligned} & 35 \\ & 3.1 \end{aligned}$ | $\begin{aligned} & 50 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 65 \\ & 5.3 \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Rout | Output resistance | $\begin{aligned} & \text { Pin } 6 \\ & \text { Pin } 3 \\ & \text { Pin } 7 \end{aligned}$ | 1.9 | $\begin{aligned} & 2.4 \\ & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 120 \\ & 120 \end{aligned}$ | $\mathrm{k} \Omega$ $\Omega$ $\Omega$ |
|  | Back-to-back frequency response shift <br> vs $T_{A}$ <br> vs $V_{C C}$ | $\begin{gathered} 0^{\circ} \mathrm{C} \text { to }-70^{\circ} \mathrm{C} \\ 8 \text { to } 20 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \pm 0.4 \\ & \pm 0.4 \end{aligned}$ |  | dB dB |

NOTE:
*All noise levels are measured CCIR/ARM weighted using a 10k source with respect to Dolby level. See Dolby Laboratories Bulletin 19 .

## PERFORMANCE CHARACTERISTICS



DOLBY ENCODER Output for constant level input (single tone frequency response)

|  | Input Level (dB) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency (kHz) | 0 (Dolby Level) | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 |  |  |  |  | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 |  |  |  |  |  | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 |  |  |  |  |  | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 |  |  |  |  |  |  | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 |  |  |  |  |  |  | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

## NOTE:

The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerance which: licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

## TEST CIRCUIT



## LOW COST SPEECH DEMONSTRATION BOARD

## GENERAL DESCRIPTION

The low cost speech demonstration board is designed to add voice output to existing card based electronic equipment with the minimum of additional effort and components. The majority of components used are of the CMOS type with low power consumption making the board suitable for battery operation.
Applications include speech evaluation and speech demonstration.

## FEATURES

- PCF8200 speech synthesizer
- Male and female speech of very high quality
- CMOS technology
- Extended operating temperature range
- Programmable speaking speed
- Low current consumption
- All major components use CMOS technology
(PCF8200, 80C39 and 27C64)
- Very large vocabulary up to 12 minutes
- 4 EPROM sockets
- EPROM selection for 27C16 to 27C256
- Low data rates for synthesizer (average 1500 bits per second)
- Easy interfacing
- 8-bit parallel data bus/key switch input
- Volume control, speaker connection
- Control signals (e.g. RESET, BUSY etc etc)
- Simple operating modes
- ROM selection
- Word sequence within a ROM
- Repeat last utterence
- Control software is readily customizeable
- To implement parameter download from external source
- Single Eurocard size PC board
- Single + 5 V supply
- Low cost


## APPLICATIONS

- OEM design-in
- May be simply used with many card systems for speech evaluation
- Speech demonstration
- Particularly simple when used with the OM8201 (Speech Demonstration Box)



## OPERATION

## HARDWARE DESCRIPTION

The main controlling microprocessor is an 80 C 39 running at 6 MHz . This device supplies all of the main controlling signals for the board operation and the interfacing to any external system.
Four sockets are provided for EPROMS which contain speech coding. These may be 27C16 types, through to 27C256 types; the sockets will be a low insertion force type to allow for easy customizing. The board will be supplied with one socket occupied by a 27C64 which will contain the control program and some speech examples. All four EPROM sockets must contain the same EPROM type.
The speech synthesizer PCF8200 converts the coding into a speech output. This synthesizer has been designed to simulate the human vocal tract using five formants for male and four formants for female speech. Periodic updating of the parameters for these formants can produce very high quality speech.
The output of the synthesizer can be fed into an audio amplifier, TDA7050, via a resistor-capacitor filter network which provides a frequency cut-off above 5 kHz of about 25 dB . The configuration of the audio amplifier used on this board gives an output of 140 mW peak power into a $25 \Omega$ speaker from a 5 V supply.
Connections are made to the board via a standard DIN/IEC connector. This allows access to the 8 -bit parallel data bus so that speech coding from an external source may be used, if implemented, and allows the selection of speech phrases by an external system, such as a microcomputer or even a bank of switches. The same connector also permits the addition of a volume control, loudspeaker, a high impedance audio output, and power supply. The control signals RESET, BUSY, WAIT and DS are also taken to the outside of the board. There is also a loudspeaker plug on the board.
All components are contained on a standard single Eurocard, and therefore suitable for rack mounted equipment.

## SOFTWARE DESCRIPTION

All the software required to operate the board is contained in the only EPROM supplied. The software is written in modular from so that it is possible for a customer to alter or add to any particular function which suits his applications. An industrial standard microprocessor was chosen so that readily available development systems could be used to facilitate this modification.
There are four main modes of operation:

- ROM Selection
- Word Sequence
- Repeat Word
- Speaking Speed Selection

These modes are all controlled by software.
ROM Selection mode permits access to an individual EPROM and pronounces the first utterence from that EPROM.
Word Sequence gives the next word (activated by repeated access to the same EPROM) and if continually exercised will keep looping on the words in that EPROM.
The Repeat Word command allows indefinate repetition of the last utterance pronounced.
The Speaking Speed Selection allows the utterence to be pronounced at a different speed.
The software also controls the address sequencing within the utterance and ensures that the required data is supplied to the synthesizer.

There are also some examples of words/utterences encoded in the remainder of the supplied EPROM. These words are intended for demonstration purposes and will show the features of the synthesizer when selected. The main features being illustrated are:

- Male speech in several languages
- Female speech in several languages
- Programmable speaking speed


## ORDERING INFORMATION

Product name: Low Cost Speech Demonstration Board
Type number: OM8200
Ordering code: $\quad 933754130000$
Orders should be placed with your local Philips/Signetics agency.

## SPEECH DEMONSTRATION BOX

## GENERAL DESCRIPTION

Speech demonstration box OM8201 is designed to be used in conjunction with the low cost speech demonstration board OM8200. The box contains all the necessary components to drive the board. The combination of these two components make an extremely attractive demonstration unit.

## FEATURES

- Low cost
- Can use unmodified OM8200 board which allows access to all features of the OM8200
- Single +9 V supply
- Low power consumption therefore permits battery operation
- External power supplies may also be used
- Voltage is regulated and dropped to a standard +5 V for the OM8200 board
- Simple mechanical construction
- Allows easy access to the OM8200 for changing EPROMS
- Contains all peripherals needed to drive the OM8200


## HARDWARE DESCRIPTION

The box contains a set of eight keypad switches which are connected to the data bus. Four switches can select which EPROM your speech data is derived from. Repeated pressing of an EPROM switch increments the expression number which will be uttered. To repeat the last expression, a separate switch must be activated.
It is possible in the PCF8200 to change the rate of speaking to $73 \%, 123 \%$ or $145 \%$ of the normal speed. A switch has been included on the box which will sequence through the speed options making the same utterance every time.
One of the two remaining switches is the master reset for the program and the other is for future enhancements of the box.
Included in the box are, the volume control for the amplifier, the loudspeaker, and a high impedance audio output.
The final piece of electronics is the power supply. This can be supplied from a +9 V internal battery or from a +9 V external supply. The +9 V is regulated to $\mathrm{a}+5 \mathrm{~V}$ supply which is then fed to other parts of the box and to the OM8200.
The box is of simple construction and allows easy access to the OM8200 for changing of EPROMS.

## SOFTWARE DESCRIPTION

There is no software in the OM8201. The software of the OM8200 may be used in an unmodified form without any problems. However, if changes have been made to the control program of the OM8200 then different functions for the switches of the box can be achieved.


Fig. 1 Schematic diagram.

## ORDERING INFORMATION

Product name: Speech Demonstration Box
Type number: OM8201
Ordering code: $\quad 933754140000$
N.B. OM8200 must be ordered as well if this box is to be used in demonstration mode. The order number for the OM8200 is 933754130000.

Orders should be placed with your local Philips/Signetics agent.

# UPDATE PACKAGE FOR EXISTING OM8010 SPEECH EDITING SYSTEM 

## GENERAL DESCRIPTION

This package, OM8209, is an updating package which allows the users of our already existing editing system for the MEA8000 also to generate the parameters and codes necessary for our new CMOS voice synthesizer, PCF8200.

## FEATURES

- Hardware updates for the synthesizer board to permit output via the PCF8200 and the MEA8000
- Software update to generate parameters and codes for the PCF8200
- Gives ail the features of the OM8210 to those who have the OM8010 (used for generating first generation synthesizer codes)


## Hardware

The only hardware changes are to the synthesizer card. This card is completely replaced by a new synthesizer card. This card contains the new PCF8200 voice synthesizer, the MEA8000 voice synthesizer and the necessary components required to interface the synthesizers to their environment.

## Software

The software package is exactly the same as in the OM8210, for fuller information consult the data for that device.

## ORDERING INFORMATION

Product name: Update package for existing OM8010 Speech Editing System using the HP9816S
Type number: OM8209
Ordering number: 933756450000
Orders should be placed with your local Philips/Signetics agent.

## SPEECH ANALYSIS/EDITING SYSTEM

## GENERAL DESCRIPTION

The OM8210 is a speech analysing/editing system, and comprises of a speech adapter box and associated software. The system uses either the HP9816S or IBM-PC personal computer.
The OM8210 and the computer function together to produce speech coding for the PCF8200.
The system has many commands available, mostly single key operations, which gives it flexability.

## FEATURES

- Input sampling of analogue speech signals
- Speech analysis
- Graphic parameter representation
- Parameter editing screen
- Conversion of parameters to PCF8200 synthesizer
- EPROM programming
- Parameter storage on floppy disc
- Speech output via PCF8200 voice synthesizer


Fig. 1 Block diagram.

## HARDWARE DESCRIPTION

The hardware for the OM8210 is contained in an attractive box with access to all the interconnections (IEC 625, interface loudspeaker, headphones, tape input, and EPROM socket), from the front panel. There are four single Eurocards and a power supply forming the speech adapter box.
These cards are:

- Analogue Card
- Synthesizer Card
- EPROM Card
- Control Card


## Analogue Card

On this card, the level of the recorded audio input signal is adjusted by an electronic potentiometer. Before the audio is sampled, frequencies higher than half the sampling frequency are removed by a switched capacitor filter of the type normally used for codecs. A 12-bit analogue-to-digital converter (ADC) produces the digital samples that are sent to the control card. An 8-bit digital-to-analogue converter (DAC) on the analogue card allows the sampled speech to be output. The audio input signal, the sampled speech and the synthesized speech are selected by an analogue multiplexer, filtered, and adjusted for volume before reproduction by a loudspeaker.
The use of integrated electronic potentiometers and codec filters substantially reduces the number of components required while maintaining high performance.

## Synthesizer Card

This card accommodates the PCF8200 voice synthesizer and a small amount of peripheral components and a socket for the MEA8000 voice synthesizer.

## EPROM Programmer Card

This card allows four different types of EPROM (2716, 2732, 2732A and 2764) to be programmed under software control. All the hardware to generate the programming voltages and the programming waveforms are on this card.

## Control Card

This card performs three functions:

- IEC 625/IEEE 488 interface
- Control sequencer
- Clock generator

The IEC/IEEE interface is a simple talker/listener implementation with a HEF4738 circuit.
An FPLA control sequencer provides the handshake signals for IEC/IEEE interface and the chip enable signals for the rest of the system (the ADC, the DAC, the synthesizer and control circuits).
The filter sampling frequency is generated with a software programmable PLL frequency synthesizer. The speech sampling frequency is derived from the filter sampling frequency by frequency division. Hence, the filter frequency cut-off and the sample rate of the ADC and the DAC are automatically linked.
The hardware includes all the necessary cables, adapter plug, loudspeaker, headphone and power supply.

## SOFTWARE DESCRIPTION

The software for this speech coding system has been developed and arranged for optimum user convenience. There are eight modes available.
Each mode and each command in the mode is selected by single key entries. Commands that can destroy data have to be confirmed before they are executed. More than 100 commands are available. The modes are:

| Sample Mode | Samples and digitizes the recorded speech, the amplitude can be checked and <br> speech segments selected. The sampled speech is stored in a memory and can <br> be displayed or made audible. |
| :--- | :--- |
| Analysis Mode | Generates speech parameters from samples. The analysis selects the voiced/ <br> unvoiced sections, extracts the formants ( 5 for male and 4 for female), <br> amplitude, and the pitch, and quantisizes the speech parameters. <br> Speech parameters are displayed graphically on the VDU and can be edited to <br> correct errors in the analysis, improve speech quality by altering contours, <br> or amplitudes, concatenate sounds and optimize data rate by editing the frame <br> duration. <br> Generates PCF8200 code and permits the arrangement of utterences in the <br> optimum order of application. This mode also generates the address map at the |
| Edit Mode | head of the EPROM. <br> Used to program/read EPROMS with data for the code memory also possible is <br> a new check, bit check and verification commands. <br> Code Mode |
| EPROM Mode | Stores speech parameters or codes on disc, can also assemble code speech segment <br> from an already existing library. |
| For diskette initialization and making back-up copies. |  |

## Computer System

The following equipment is required to make a complete Hewlett Packard based editing system:

- HP9816S-630 (optimum computer type) or HP9817
- HP9121D (dual floppy disc)
- Additional memory card for the HP9816S (512 K bytes total required)

The following equipment is required to make a complete IBM based editing system:

- IBM-PC or PC-XT or Philips P3100
- Additional memory (512 K recommended)
- Display graphics card (Hercules monochrome)
- IEEE488 card (Tecmar Rev. D.)

ORDERING INFORMATION

| Product name: | Speech Analysis/Editing System |
| :--- | :--- |
| Type number: | OM8210 |
| Ordering code: | 933756150112 |

The computer system should be purchased from your local agents.
The OM8210 should be ordered through your local Philips/Signetics agent.

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## DESCRIPTION

The PCB80C51 family of single-chip 8-bit microcontrollers is manufactured in an advanced CMOS process. The family consists of the following members:

- PCB80C51BH-3: 4 K bytes mask-programmable ROM, 128 bytes RAM
- PCB80C31BH-3: ROM-less version of the PCB80C51BH-3

In the following text, the generic term "PCB80C51BH-3" is used to refer to both family members. The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data memory.
The PCB80C51BH-3 contains a non-volatile $4 \mathrm{~K} \times 8$ read-only program memory; a volatile $128 \times 8$ read/write data memory; 32 I/O lines; two 16 -bit timer/event counters; a five-source, two-priority level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB80C51BH-3 can be expanded using standard TTL compatible memories and logic.
The PCB80C51BH-3 has two software selectable modes of reduced activitv for further power reduction Idle and Power-down.
The Idle mode freezes the CPU while allowing the RAM, timers, serial port and interrupt system to continue functioning.
The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte and 16 three-byte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu \mathrm{~s}$. Multiply and divide instructions require $4 \mu \mathrm{~s}$. Multiply, divide, subtract and compare are among the many instructions included in the instruction set.

## Features

- $4 \mathrm{~K} \times 8$ ROM (80C51BH-3 only), $128 \times 8$ RAM
- Four 8 -bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full-duplex serial port
- External memory expandable to 128 K , external ROM up to 64 K and/or external RAM up to 64 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Five-source interrupt structure with two priority levels
- With a 12 MHz clock, $58 \%$ of the instructions execute in $1 \mu$ s; multiply and divide instructions execute in $4 \mu \mathrm{~s}$; all other instructions execute in $2 \mu \mathrm{~s}$
- Enhanced architecture with: non-page-oriented-instructions direct addressing four 8 -byte +1 -byte register blanks stack depth up to 128 -bytes multiply, divide, subtract and compare instructions
- PCB80C51/C31BH-3

XTAL frequency range: 1,2 to 16 MHz temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ PCF80C51/C31BH-3
XTAL frequency range: 1,2 to 12 MHz temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ PCA80C51/C31BH-3
XTAL frequency range: 1,2 to 12 MHz temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## PACKAGE OUTLINES


$\underset{\text { POWPER }}{\text { POWP }}\left\{\begin{array}{l}\xrightarrow{\mathrm{V}_{\mathrm{CC}}}+5 \mathrm{~V} \text { MAIN SUPPLY } \\ \underset{\mathrm{VS}}{ } \text { GROUND }\end{array}\right.$
(1) PCB80C51BH-3 only.

Fig. 1 Block diagram.

## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER

## DESCRIPTION

The PC80CXX family of single-chip 8-bit CMOS microcontrollers consists of:

- The PCB80C49 with resident mask programmed $2 \mathrm{~K} \times 8$ ROM, $128 \times 8$ RAM.
- The PCB80C39 without resident program memory for use with external EPROM/ROM, $128 \times 8$ RAM. All versions are pin and function compatible to their NMOS counter parts but with additional features and high performance.

The PC80CXX family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O, and to test individual individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over $70 \%$ of the instructions are single byte; all others are two byte.
An on-chip 8-bit counter is provided, which can count either machine cycles ( $\div 32$ ) or external events. The counter can be programmed to cause an interrupt to the processor.
Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.
The family has low power consumption and in addition a power down mode is provided.
For further detailed information see users manual 'single-chip 8-bit microcontrollers'.

## Features

- 8-bit CPU, ROM, RAM, I/O in a single 40 -pin package
- PCB80C49: $2 \mathrm{~K} \times 8$ ROM, $128 \times 8$ RAM
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: $70 \%$ single byte
- All instructions: 1 or 2 cycles
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply
- Wide frequency operating range
- Low current consumption
- Available with extended temperature ranges: (PCB version) 0 to $+70^{\circ} \mathrm{C}$ (PCF version) -40 to $+85^{\circ} \mathrm{C}$ (PCA version) -40 to $+110^{\circ} \mathrm{C}$
- Frequency range: 1 to 15 MHz for all temperature ranges


## APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering


## PACKAGE OUTLINES

PCB/F/A80C39/C49P: 40-lead DIL; plastic (SOT129).
PCB/F/A80C39/C49WP: 44-lead PLCC; plastic leaded chip carrier, 'pocket' version (SOT 187AA); 'pedestal' version (SOT 187). These versions are interchangeable.

Fig. 1 Block diagram.

## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The PCB83C552 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C552 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term "PCB83C552" is used to refer to both family members:

- PCB83C552: 8 K bytes mask-programmable ROM, 256 bytes RAM
- PCB80C552: ROM-less version of the PCB83C552

This I/O intensive device provides architectural enhancements to function as a controller in the field of automotive electronics, specifically engine management and gear box control.
The PCB83C552 contains a non-volatile $8 \mathrm{~K} \times 8$ read-only program memory, a volatile $256 \times 8 \mathrm{read} / \mathrm{write}$ data memory, six 8 -bit I/O ports, two 16 -bit timer/event counters (identical to the timers of the 80C51), an additional 16 -bit timer coupled to capture and compare latches, a fifteen-source, two-priority-level, nested interrupt structure, an 8 -input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and $I^{2} \mathrm{C}$-bus), a 'watchdog' timer and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C552 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu$. Multiply and divide instructions require $4 \mu \mathrm{~s}$.

## Features

- 80C51 central processing unit
- $8 \mathrm{~K} \times 8$ ROM, expandable externally to 64 K bytes
- $256 \times 8$ RAM, expandable externally to 64 K bytes
- Two standard 16 -bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- A 10-bit ADC with 8 multiplexed analogue inputs
- Two 8-bit resolution, Pulse Width Modulated outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analogue inputs
- $I^{2} \mathrm{C}$-bus serial I/O port with byte orientated master and slave functions
- Full-duplex UART compatible with the standard PCB80C51
- On-chip watchdog timer
- PCB80C552/83C552

XTAL frequency range: 1.2 to 12 MHz temperature range: $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ PCF80C552/83C552
XTAL frequency range: 1.2 to 12 MHz temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ PCA80C552/83C552
XTAL frequency range: 1.2 to 12 MHz temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## PACKAGE OUTLINES


(0) alternative function of port 0
(3) alternative function of port 3
(1) alternative functions of port 1
(4) alternative function of port 4
(5) alternative function of port 5
(6) not present in PCBBOC552

POWER
SUPPLY $\left\{\begin{array}{l}\xrightarrow{V_{D D}+5 V \text { MAIN SUPPLY }} \\ \xrightarrow{V_{S S} \text { GROUND }}\end{array}\right.$
Fig. 1 Block diagram.

## FOR DETAILED INFORMATION SEE RELEVANT DATABOOK OR DATASHEET.

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The PCB83C562 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. PCB83C562 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term "PCB83C562" is used to refer to both family members:

- PCB83C562: 8 K bytes mask-programmable ROM, 256 bytes RAM
- PCB80C562: ROM-less version of the PCB83C562

The PCB83C562 contains a non-volatile $8 \mathrm{~K} \times 8$ read-only program memory (not ROM-less version), a volatile $256 \times 8$ read/write data memory, six 8 -bit I/O ports, two 16 -bit timer/event counters (identical to the timers of the PCB80C51), an additional 16-bit timer coupled to capture and compare latches: a fourteen source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC with pulse width modulated outputs, a UART serial interface, a 'watchdog' timer and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C562 can be expanded using standard TTL compatible memories and logic.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions; $44 \%$ one-byte, $41 \%$ two-byte and $15 \%$ three-byte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu \mathrm{~s}$. Multiply and divide instructions require $4 \mu \mathrm{~s}$.

## Features

- PCB80C51 central processing unit
- $8 \mathrm{~K} \times 8$ ROM, expandable externally to $64 \mathrm{~K} \times 8$ bytes
- $256 \times 8$ RAM, expandable externally to $64 K \times 8$ bytes
- Two standard 16 -bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- An ADC with 8 multiplexed analogue inputs and 8 -bit resolution
- Two 8-bit resolution, Pulse Width Modulated analogue outputs
- Five 8-bit I/O ports plus one 8 -bit input port shared with analogue inputs
- Full-duplex UART compatible with the standard PCB80C51
- On-chip watchdog timer
- Operating ambient temperature range and XTAL frequency range:
PCB83C562: $\quad 0$ to $+70^{\circ} \mathrm{C} ; 1.2 \mathrm{MHz}-16 \mathrm{MHz}$
PCF83C562: -40 to $+85^{\circ} \mathrm{C} ; 1.2 \mathrm{MHz}-12 \mathrm{MHz}$
PCA83C562: -40 to $+125^{\circ} \mathrm{C}$; $1.2 \mathrm{MHz}-12 \mathrm{MHz}$


## PACKAGE OUTLINE

PCB/PCF/PCA83C562: 68-lead PLCC; plastic 'pocket' version (SOT188AA).

(0) alternative function of port 0
(3) alternative function of port 3

7222645
(1) alternative functions of port 1
(4) alternative function of port 4
(2) alternative function of port 2
(5) alternative function of port 5
(6) not present in PCB80C552

Fig. 1 Block diagram.

PCB83C652 PCB80C652

## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The PCB83C652 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C652 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term "PCB83C652" is used to refer to both family members:

- PCB83C652: 8 K bytes mask-programmable ROM, 256 bytes RAM
- PCB80C652: ROM-less version of the PCB83C652

This device provides architectural enhancements that make it applicable in a variety of applications in general control systems.
The PCB83C652 contains a non-volatile $8 \mathrm{~K} \times 8$ read-only program memory, a volatile $256 \times 8 \mathrm{read} / \mathrm{write}$ data memory, four 8 -bit I/O ports, two 16 -bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an $1^{2} \mathrm{C}$ interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C652 can be expanded using standard TTL compatible memories and logic.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu \mathrm{~s}$. Multiply and divide instructions require $4 \mu \mathrm{~s}$.

## Features

- 80C51 central processing unit
- $8 \mathrm{~K} \times 8$ ROM, expandable externally to 64 K bytes
- $256 \times 8$ RAM, expandable externally to 64 K bytes
- Two standard 16 -bit timer/counters
- Four 8-bit I/O ports
- $1^{2} \mathrm{C}$-bus serial $\mathrm{I} / \mathrm{O}$ port with byte orientated master and slave functions
- Full-duplex UART facilities

Three temperature ranges available
0 to $+70^{\circ} \mathrm{C}$; PCB83C652 versions
-40 to $+85^{\circ} \mathrm{C}$; PCF83C652 versions
-40 to $+125{ }^{\circ} \mathrm{C}$; PCA83C652 versions

- Extended frequency range: 1.2 MHz to 12 MHz


## PACKAGE OUTLINES

PCA/PCB/PCF83C652P; PCA/PCB/PCF80C652P: 40-lead DIL; plastic (SOT129).
PCA/PCB/PCF83C652WP; PCA/PCB/PCF80C652WP: 44-lead plastic leaded-chip-carrier
(PLCC) (SOT187 pedestal or SOT187AA pocket versions, these are interchangeable).
PCA/PCB/PCF83C652H; PCA/PCB/PCF $80 C 652 \mathrm{H}$ : 44-lead quad flat-pack (QFP). This is in preparation.


## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The PCB83C654 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C654 has the same instruction set as the PCB80C51. The ROM-less PCB80C652 should be used for development purposes.
This device.provides architectural enhancements that make it applicable in a variety of applications in general control systems.
The PCB83C654 contains a non-volatile $16 \mathrm{~K} \times 8$ read-only program memory, a volatile $256 \times 8$ read/write data memory, four 8 -bit I/O ports, two 16 -bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an $I^{2} \mathrm{C}$ interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C654 can be expanded using standard TTL compatible memories and logic.
The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions : 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu \mathrm{~s}$. Multiply and divide instructions require $4 \mu \mathrm{~s}$.

## Features

- 80C51 central processing unit
- $16 \mathrm{~K} \times 8$ ROM, expandable externally to 64 K bytes
- $256 \times 8$ RAM, expandable externally to 64 K bytes
- Two standard 16 -bit timer/counters
- Four 8-bit I/O ports
- $I^{2} \mathrm{C}$-bus serial I/O port with byte orientated master and slave functions
- Full-duplex UART facilities


## - A version for extended temperature range is in preparation

## PACKAGE OUTLINES

PCB83C654P : 40-lead DIL; plastic (SOT129).
PCB83C654WP: 44-lead plastic leaded chip-carrier (PLCC); (SOT187 pedestal or SOT187AA pocket version depending on source, versions are interchangeable).
PCB83C654H : 44-lead quad flat-pack; plastic (SOT205A) in preparation.

Fig. 1 Block diagram.

## FOR DETAILED INFORMATION SEE RELEVANT DATABOOK OR DATASHEET.

## SINGLE-CHIP 8-BIT MICROCONTROLLER

## GENERAL DESCRIPTION

The PCB83C85I single chip microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C5I microcontroller family. The PCB83C851 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term 'PCB83C851' is used to refer to both family members:

- PCB83C85I: 4 K bytes mask-programmable ROM, 128 bytes RAM, 256 bytes EEPROM
- PCB80C851: ROM-less version of the PCB83C851

This device provides architectural enhancements that make it suitable for a variety of applications, specifically control systems.

The PCB83C851 contains a non-volatile $4 \mathrm{~K} \times 8$ read-only program memory; a volatile $128 \times 8$ read/write data memory; a 256 byte electrically erasable programmable read only memory (EEPROM); 32 I/O lines; two 16-bit timer/event counters (identical to the timers of the PCB80C51); a seven source, five-vector, two-priority-level, nested interrupt structure; a serial I/O port for either multiprocessor communications, I/O expansion or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C851 can be expanded using standard TTL compatible memories and logic.

The PCB83C851 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial port and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bithandling capabilities. The instruction set consists of over l00 instructions: 49 one-byte, 46 two-byte and 16 threebyte. With a 12 MHz crystal, $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$ and $40 \%$ in $2 \mu \mathrm{~s}$. Multiply and divide instructions require $4 \mu \mathrm{~s}$.

## Features

- PCB80C51 central processing unit
- $4 \mathrm{~K} \times 8$ ROM, expandable externally to 64 K bytes
- $128 \times 8$ RAM, expandable externally to 64 K bytes
- Four 8-bit I/O ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full-duplex serial port
- Boolean processing
- On-chip oscillator
- Seven-source, five-vector interrupt structure with two priority levels
- $58 \%$ of the instructions are executed in $1 \mu \mathrm{~s}$; multiply and divide in $4 \mu \mathrm{~s}$; all others are executed in $2 \mu \mathrm{~s}$ (with a 12 MHz oscillator)
- Enhanced architecture with non-page-orientedinstructions, direct addressing, four 8 -byte register banks, stack depth up to 128 -bytes, multiply, divide, subtract and compare instructions
- ROM code protection (mask-programmable)
- Security mode, user dependent protection of the EEPROM contents
- Additional interrupt source (EEPROM) 'ORed' with serial interrupt


## EEPROM:

- Non-volatile $256 \times 8$ bit EEPROM (electrically erasable programmable read only memory)
- On-chip voltage multiplier for erase/write
- 10000 erase/write cycles per byte
- 10 years non volatile data retention
- Infinite number of read cycles


## PACKAGE OUTLINES



Note (1): PCB/PCF83C851 only

Fig. 1 Block diagram.

## 18-ELEMENT BAR GRAPH LCD DRIVER

## GENERAL DESCRIPTION

The PCF 1303T is an 18 -element bar graph LCD driver with linear relation to control voltage ( $\mathrm{V}_{\mathrm{c}}$ ) when in pointer or thermometer mode.


Fig. 1 Block diagram.

## PACKAGE OUTLINE

## PIN DESCRIPTION

| $v_{\text {osc }} 1$ | PCF1303T | 28 | $V_{D D}$ |
| :---: | :---: | :---: | :---: |
| (1) 2 |  | 27 | $\mathrm{V}_{\text {ref max }}$ |
| (1) 3 |  | 26 | $v_{\text {ref min }}$ |
| 114 |  | 25 | $\mathrm{V}_{\mathrm{c}}$ |
| $v_{S S} 5$ |  | 24 | $Q_{R}$ |
| $Q_{1} 6$ |  | 23 | $Q_{18}$ |
| $Q_{2} \square$ |  | 22 | $Q_{17}$ |
| $Q_{3} \boxed{8}$ |  | 21 | $Q_{16}$ |
| $Q_{4} \triangle$ |  | 20 | $Q_{15}$ |
| $Q_{5} 10$ |  | 19 | $Q_{14}$ |
| Q6 11 |  | 18 | $Q_{13}$ |
| Q 712 |  | 17 | $Q_{12}$ |
| Q 813 |  | 16 | $Q_{11}$ |
| Q9 14 |  | 15 | $Q_{10}$ |
|  | 7281 |  |  |


| pin no. | symbol | name and function |
| :--- | :--- | :--- |
| 1 | $V_{\text {osc }}$ | oscillator pin |
| 4 | $I_{1}$ | mode select input |
| 5 | $V_{S S}$ | ground (0 V ) |
| 6 to 23 | $\mathrm{Q}_{1}$ to $\mathrm{Q}_{18}$ | segment outputs |
| 24 | $\mathrm{Q}_{\mathrm{R}}$ | back-plane output |
| 25 | $\mathrm{~V}_{\mathrm{c}}$ | control voltage |
| 26 | $\mathrm{V}_{\text {ref } \min }$ <br> 27 | reference voltage inputs |
| 28 | $\mathrm{~V}_{\text {ref }} \mathrm{max}$ |  |$\quad$| positive supply voltage |
| :--- |

(1) Pins 2 and 3 should be connected to $V_{S S}$.

Fig. 2 Pin configuration.

## FUNCTION TABLE

| $I_{1}$ | mode |
| :---: | :--- |
| $L$ | pointer |
| $H$ | thermometer |

[^2]
## FUNCTIONAL DESCRIPTION

The PCF1303T is an 18 -element bar graph LCD driver with linear relation to the control voltage when in pointer or thermometer mode.

The first segment will energize when the control voltage is less than the trigger voltage $\left(\mathrm{V}_{\mathrm{T}(\mathrm{bar})}\right.$ ) see equation [3]).
The circuit has analogue and digital sections.
The analogue section consists of a comparator with the inverting input coupled to the input control voltage. The non-inverting input of the comparator is connected via 17 analogue switches to the nodes of an 18 -element resistor divider. The extremities of the resistor divider are coupled via high-input impedance amplifiers to the maximum reference voltage input and the minimum reference voltage input.
The control input functions with Schmitt trigger action.
The digital section has one reference output ( $\mathrm{Q}_{\mathrm{R}}$ ) to drive the back-plane and 18 outputs ( $\mathrm{O}_{1}$ to $\mathrm{Q}_{18}$ ) to drive the segments.
The segment outputs incorporate two latches and some gates.
The circuit is driven by an on-chip oscillator with external resistors and capacitors. The outputs are driven at typical 100 Hz .

## LINEARITY

$$
\begin{equation*}
\mathrm{V}_{\text {step }}=\mathrm{V}_{\text {step }} \pm \Delta \mathrm{V}_{\text {step }} \tag{1}
\end{equation*}
$$

$\mathrm{V}_{\text {step }}$ is the voltage drop (internal) across the resistor-ladder network.
$\Delta \mathrm{V}_{\text {step }}$ is the differential on $\mathrm{V}_{\text {step }}$.

$$
\begin{equation*}
V_{\text {step }^{\prime}}=\frac{\left(V_{\text {ref } \max } \pm \Delta V_{2^{\prime}}\right)-\left(V_{\text {ref } \min } \pm \Delta V_{2}\right)}{18} \tag{2}
\end{equation*}
$$

$\Delta V_{2}$ and $\Delta V_{2^{\prime}}$ are the maximum offset voltage spread of the on-chip voltage followers.

## ABSOLUTE VOLTAGE TRIGGER LEVEL

The absolute voltage trigger level at the $\mathrm{V}_{\mathrm{c}}$ pin is $\mathrm{V}_{\mathrm{T}(\mathrm{bar}) \mathrm{n}}$;

$$
\begin{align*}
& V_{T(\text { bar }) n}=\left(V_{\text {ref min }} \pm \Delta V_{2^{*}}\right)+\left\{(n-1) V_{\text {step }} \pm \Delta V_{R}\right\} \pm \Delta V_{1} \pm V_{H}  \tag{3}\\
& n=\text { number of segments; } 2 \leqslant n \leqslant 18 .
\end{align*}
$$

$\Delta V_{R}$ is the voltage deviation at step $n$ of the resistor-ladder network (for $n=2$ or $18, \Delta V_{R}=\Delta V_{\text {step }}$ ).
$\Delta \mathrm{V}_{1}$ is the offset voltage for the on-chip comparator.
$\mathrm{V}_{H}$ is the hysteresis voltage: $30 \% \mathrm{~V}_{\text {step }} \geqslant \mathrm{V}_{\mathrm{H}} \geqslant 10 \% \mathrm{~V}_{\text {step }}$.

[^3]
## RATINGS

Limiting values as in accordance with the Absolute Maximum System (IEC 134)

Supply voltage
Voltage on any input
D.C. current into any input or output

Storage temperature range
Operating ambient temperature range

| $V_{D D}$ | $-0,5$ to +15 V |
| :--- | ---: |
| $V_{1}$ | $-0,5$ to $V_{D D}+0,5 \mathrm{~V}$ |
| $\pm I_{I}$ | max. |
| $T_{\text {stg }}$ | -25 to $+12 \mathrm{~mA}^{\circ} \mathrm{C}$ |
| $T_{\text {amb }}$ | -40 to $+85^{\circ} \mathrm{C}$ |

D.C. CHARACTERISTICS
$V_{S S}=0 \mathrm{~V}$

| parameter | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V} \end{gathered}$ | symbol | $\mathrm{T}_{\mathrm{amb}}\left({ }^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  | unit | notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -40 |  | + 25 |  |  | + 85 |  |  |  |
|  |  |  | min. | max. | min. | typ. | max. | min. | max. |  |  |
| Quiescent device current | 10,0 | IDD |  | 1200 |  |  | 1200 |  | 1200 | $\mu \mathrm{A}$ | 1 |
| Operating supply current | 8,2 | IDD |  | 2,0 |  |  | 2,0 |  | 2,0 | mA | 2 |
| Input leakage current | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & \pm 1_{1} \\ & \pm 1_{1} \\ & \pm 1_{1} \end{aligned}$ |  | $\begin{array}{\|l\|} 300 \\ 300 \\ 300 \end{array}$ |  |  | $\begin{array}{\|l\|} 300 \\ 300 \\ 300 \end{array}$ |  | $\begin{aligned} & 1000 \\ & 1000 \\ & 1000 \end{aligned}$ | $\begin{aligned} & n A \\ & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ | 3 |
| HIGH level input voltage select input $\mathrm{I}_{1}$ | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & V_{\text {IH }} \\ & v_{\text {IH }} \\ & V_{\text {IH }} \end{aligned}$ | $\begin{aligned} & 4,2 \\ & 5,8 \\ & 7,0 \end{aligned}$ |  | $\begin{aligned} & 4,2 \\ & 5,8 \\ & 7,0 \end{aligned}$ |  |  | $\left\lvert\, \begin{aligned} & 4,2 \\ & 5,8 \\ & 7,0 \end{aligned}\right.$ |  | $\begin{aligned} & v \\ & v \\ & v \end{aligned}$ |  |
| LOW level input voltage select input $\mathrm{I}_{1}$ | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & v_{I L} \\ & v_{I L} \\ & v_{I L} \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 1,8 \\ 2,4 \\ 3,0 \end{array}$ | 2,4 |  | $\begin{aligned} & 1,8 \\ & 2,4 \\ & 3,0 \end{aligned}$ |  | $\begin{aligned} & 1,8 \\ & 3,0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| HIGH level output voltage | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & 5,95 \\ & 8,15 \\ & 9,95 \end{aligned}$ |  | $\begin{aligned} & 5,95 \\ & 8,15 \\ & 9,95 \end{aligned}$ |  |  | $\begin{aligned} & 5,95 \\ & 8,15 \\ & 9,95 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | 4 |
| LOW level output voltage | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{\text {OL }}$ <br> $\mathrm{V}_{\mathrm{OL}}$ |  | $\begin{aligned} & 0,05 \\ & 0,05 \\ & 0,05 \end{aligned}$ |  |  | $\begin{array}{l\|l} 0,05 \\ 0,05 \\ 0,05 \end{array}$ |  | $\begin{aligned} & 0,05 \\ & 0,05 \\ & 0,05 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ | 4 |
| Output current HIGH | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & -\mathrm{IOH} \\ & -\mathrm{OH} \\ & -\mathrm{OH} \\ & -\mathrm{OH} \end{aligned}$ | $\begin{aligned} & 0,6 \\ & 0,85 \\ & 1,0 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 0,5 \\ 0,7 \\ 0,85 \end{array}$ |  |  | $\begin{aligned} & 0,35 \\ & 0,45 \\ & 0,6 \end{aligned}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | 5 |
| Output current LOW | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | IOL <br> ${ }^{\text {I OL }}$ <br> IOL | $\begin{aligned} & 0,65 \\ & 1,0 \\ & 1,3 \end{aligned}$ |  | $\begin{aligned} & 0,5 \\ & 0,8 \\ & 1,0 \end{aligned}$ |  |  | $\left\lvert\, \begin{aligned} & 0,4 \\ & 0,6 \\ & 0,8 \end{aligned}\right.$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mathrm{~mA} \end{aligned}$ | 6 |

For notes see page 6.

| parameter | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ \mathrm{~V} \end{gathered}$ | symbol | $\left.\mathrm{Tamb}{ }^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  | unit | notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -40 |  | + 25 |  |  | + 85 |  |  |  |
|  |  |  | min. | max. | min. | typ. | max. | min. | max. |  |  |
| Input voltage control input $\mathrm{V}_{\mathrm{C}}$ | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & v_{1 C} \\ & v_{1 C} \\ & v_{1 C} \end{aligned}$ | $\begin{aligned} & 0,0 \\ & 0,0 \\ & 0,0 \end{aligned}$ | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{array}{\|l\|} 0,0 \\ 0,0 \\ 0,0 \end{array}$ |  | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 0,0 \\ & 0,0 \\ & 0,0 \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline 6,0 \\ 8,2 \\ 10,0 \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| Input voltage <br> $V_{\text {ref max }}$ input | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $V_{I_{\text {R max }}}$ <br> $V_{\text {IR max }}$ <br> $V_{\text {IR max }}$ | $\begin{aligned} & 3,6 \\ & 3,6 \\ & 3,6 \end{aligned}$ | $\begin{aligned} & 5,5 \\ & 7,7 \\ & 9,5 \end{aligned}$ | $\begin{aligned} & 3,6 \\ & 3,6 \\ & 3,6 \end{aligned}$ |  | $\begin{array}{\|l\|} \hline 5,5 \\ 7,7 \\ 9,5 \end{array}$ | $\begin{array}{\|l} \hline 3,6 \\ 3,6 \\ 3,6 \end{array}$ | $\begin{array}{\|l\|} \hline 5,5 \\ 7,7 \\ 9,5 \end{array}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| Input voltage <br> $V_{\text {ref min }}$ input | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $V_{I_{\text {min }}}$ <br> $V_{I_{R} \text { min }}$ <br> $V_{I_{R} \text { min }}$ | $\begin{aligned} & 0,5 \\ & 0,5 \\ & 0,5 \end{aligned}$ | $\begin{aligned} & 1,0 \\ & 4,5 \\ & 6,0 \end{aligned}$ | $\begin{aligned} & 0,5 \\ & 0,5 \\ & 0,5 \end{aligned}$ |  | $\begin{array}{\|l} 1,0 \\ 4,5 \\ 6,0 \end{array}$ | $\begin{aligned} & 0,5 \\ & 0,5 \\ & 0,5 \end{aligned}$ | $\begin{aligned} & 1,0 \\ & 4,5 \\ & 6,0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| $\begin{gathered} V_{\text {ref max }}- \\ V_{\text {ref min }} \end{gathered}$ | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & \Delta V_{1} \\ & \Delta V_{1} \\ & \Delta V_{1} \end{aligned}$ | $\begin{aligned} & 3,0 \\ & 3,0 \\ & 3,0 \end{aligned}$ |  | $\begin{aligned} & 3,0 \\ & 3,0 \\ & 3,0 \end{aligned}$ |  |  | $\begin{aligned} & 3,0 \\ & 3,0 \\ & 3,0 \end{aligned}$ |  | V |  |
| DC component bar output to back-plane output | 8,2 | $\pm \mathrm{V}_{B P}$ |  | 25 |  | 10 | 25 |  | 25 | mV | 7 |
| Back-plane frequency | 8,2 | ${ }^{\prime} B P$ | 90 | 110 |  | 100 |  | 90 | 110 | Hz | 8 |
| Input offset voltage | 8,2 | $\pm \mathrm{V}_{10}$ |  | 120 |  |  | 120 |  | 120 | mV | 9 |
| Step voltage variation | 8,2 | $\pm \Delta \mathrm{V}_{\text {step }}$ |  | 50 |  |  | 50 |  | 50 | mV | 10 |
| Input voltage slew rate $V_{c}$ input | $\begin{aligned} & 6,0 \\ & 8,2 \\ & 10,0 \end{aligned}$ | $\begin{aligned} & \text { SR } \\ & \text { SR } \\ & \text { SR } \end{aligned}$ |  | $\begin{aligned} & 50 \\ & 50 \\ & 50 \end{aligned}$ |  |  | 50 50 50 |  | $\begin{aligned} & 50 \\ & 50 \\ & 50 \end{aligned}$ | V/s <br> $\mathrm{V} / \mathrm{s}$ <br> V/s | 11 |

For notes see next page.

Notes to D.C. characteristics

1. $V_{\text {ref } \min }=0,5 \vee, V_{\text {ref } \max }=9,5 \mathrm{~V}, V_{C}=V_{O S C}=0 V, I_{1}$ at $V_{S S}$ or $V_{D D}$.
2. See Fig. 2.
3. Pin under test at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$. All other inputs simultaneously at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.
4. $I_{O}=0$, all inputs at $V_{S S}$ or $V_{D D}$.
5. $V_{O H}=V_{D D}-0,5 \mathrm{~V}$, all inputs at $V_{S S}$ or $V_{D D}$.
6. $V_{O L}=0,4 \mathrm{~V}$, all inputs at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$.
7. $f_{B P}=100 \mathrm{~Hz}$, load segment outputs to back-plane output.
$C_{1}-C_{18} \leqslant 0,01 \mu F, C_{B P}=C_{1}+C_{2}+\ldots C_{18} \leqslant 0,05 \mu F, R_{1}-R_{18} \geqslant 2 M \Omega$.
8. $R_{\text {OsC }}=0,1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{OSC}}=390 \mathrm{pF}$.
9. Number of segments 2 or 18.

For $\mathrm{n}=2$ :
$V_{I O}=V_{c}-V_{\text {ref } \min }-\frac{\left(V_{\text {ref max }}\right)-\left(V_{\text {ref } \min }\right)}{18} \pm V_{H}$
For $\mathrm{n}=18$ :
$V_{1 O}=V_{C}-V_{\text {ref max }}+\frac{\left(V_{\text {ref max }}\right)-\left(V_{\text {ref min }}\right)}{18} \pm V_{H}$
10. See equation [1].
11. Condition applies with clock oscillator such that $f_{B P}=100 \mathrm{~Hz}$.


Fig. 3 Typical application.

## LCD DRIVER

## GENERAL DESCRIPTION

The members of the PCF21XX family are single chip, silicon gate CMOS circuits. A three-line bus (CBUS) structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

## Features

- Supply voltage 2,25 to $6,5 \mathrm{~V}$
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility
- Power-on reset clear

|  | PCF2100 | PCF2110 | PCF2111 | PCF2112 |
| :--- | :--- | :--- | :--- | :--- |
| - LCD segments | 40 | 60 | 64 | 32 |
| - LED segments | - | 2 | - | - |
| - Multiplex rate | $1: 2$ | $1: 2$ | $1: 2$ | $1: 1$ |
| - Word length | 22 bit | 34 bit | 34 bit | 34 bit |

## PACKAGE OUTLINES

PCF2100P: 28-lead DIL; plastic (SOT117).
PCF2110P:
PCF2111P: 40-lead DIL; plastic (SOT129).
PCF2112P:
PCF2100T: 28-lead mini-pack; plastic (SO28; SOT136A).
PCF2110T:
PCF2111T: 40-lead mini-pack; plastic (VSO40; SOT158A).
PCF2112T:


Fig. 1 Block diagram; PCF2100


Fig. 2 Pinning diagram; PCF2100


Fig. 3 Block diagram; PCF2110 (SOT-129).

PINNING (SOT-129)
Supply

| 11 | V $_{\text {DD }}$ | positive supply |
| :--- | :--- | :--- |
| 13 | V $_{\text {SS }}$ | negative supply |

Inputs
$\left.\begin{array}{lll}8 & \text { DATA } & \begin{array}{l}\text { data line } \\ \text { data line enable } \\ 9\end{array} \\ 10 & \text { DLEN } \\ \text { clock burst }\end{array}\right\}$ CBUS

Outputs

| 1 to 5 S5 to S1 <br> 6  | BP2 <br> 7 | BP1 <br> 14 |
| :--- | :--- | :--- |
| S32 | LCD driver outputs |  |
| Sackplane drivers |  |  |
| 16 to 40 | S31 <br> (commons of LCD $)$ |  |
| LED driver outputs |  |  |

Fig. 4 Pinning diagram; PCF2110


Fig. 5 Pinning diagram; PCF2110


Fig. 6 Block diagram; PCF2111


Fig. 7 Pinning diagram; PCF2111


Fig. 8 Block diagram; PCF2112


## PINNING

Supply

| 2 | $V_{D D}$ | positive supply |
| :--- | :--- | :--- |
| 4 | $V_{S S}$ | negative supply |

Inputs

| 1 | CLB | clock burst (CBUS) |
| :--- | :--- | :--- |
| 3 | OSC | oscillator input |
| 39 | DATA | data line <br> data line enable |
| 40 | DLEN | CBUS |

Outputs
5 to 36
38
S32 to S1
BP
n.c.
positive supply negative supply

clock burst (CBUS) oscillator input | $\begin{array}{l}\text { data line } \\ \text { data line enable }\end{array}$ | CBUS |
| :--- | :--- |

LCD driver outputs backplane driver (common of LCD) not connected

Fig. 9 Pinning diagram; PCF2112

## FUNCTIONAL DESCRIPTION

An LCD segment or LED output is activated when the corresponding DATA-bit is HIGH.

## PCF2100

When DATA-bit 21 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 21 LOW, the B-latches (BP2) are loaded. CLB-pulse 23 transfers data from the shift register to the selected latches.

## PCF2110

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. Bits 31 and 32 contain the LED output information. With DATA-bit 33 LOW, the B-latches (BP2) are loaded and bits 31 and 32 are ignored. CLB-pulse 35 transfers data from the shift register to the selected latches.

## PCF2111

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 33 LOW, the B-latches (BP2) are loaded. CLB-pulse 35 transfers data from the shift register to the selected latches.

## PCF2112

When DATA-bit 33 is HIGH, the latches are loaded. CLB-pulse 35 transfers data from the shift register to the selected latches.


Fig. 10 CBUS data format.


Fig. 11 LED driver circuitry.

The following tests are carried out by the bus control logic:
a. Test on leading zero.
b. Test on number of DATA-bits.
c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN LOW) and the driver is ready to receive new data.


Fig. 12 Timing diagram (except PCF2112).


Fig. 13 Timing diagram for PCF2112.


Fig. 14 Input circuitry.

## Note to Fig. 14

$\mathrm{V}_{\mathrm{SS}}$ line is common. In systems where it is expected that $\mathrm{V}_{\mathrm{DD} 2}>\mathrm{V}_{\mathrm{DD} 1}+0,5 \mathrm{~V}$, a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current $\leqslant 40 \mu \mathrm{~A}$.

(1) In the slave mode, the serial resistors between 3 P1 and BP2 of the PCF2111 and the backplane of the LCD must be $>2,7 \mathrm{k} \Omega$. In most applications the resistance of the interconnection to the LCD already has a higher value.

Fig. 15 Diagram showing expansion possibility (using PCF2111).
Note to Fig. 15
By connecting OSC to VSS the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several members of the PCF21XX family up to the BP drive capability of the master. The PCF2112 can only function as a master for other PCF2112s.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{\text {DD }}$ | -0,5 | 9,0 | V |
| Input voltage range <br> DLEN, CLB, DATA and OSC |  | $V_{1}$ | $\mathrm{V}_{\text {SS }}-0,5$ | $\mathrm{V}_{\text {DD }}{ }^{+0,5}$ | V |
| Output voltage range BP1, BP2 and S1 to S32 |  | $\mathrm{V}_{0}$ | $\mathrm{V}_{\text {SS }}-0,5$ | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Supply current |  | $\pm{ }^{\text {I }}$ D ${ }^{ \pm 1}$ SS | - | 50 | mA |
| DC input current |  | $\pm 1$ | - | 20 | mA |
| DC output current |  | $\pm 10$ | - | 25 | mA |
| Total power dissipation per package | note 1 | $\mathrm{P}_{\text {tot }}$ | - | 500 | mW |
| Power dissipation per output |  | $\mathrm{P}_{0}$ | - | 100 | mW |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |

## Note to the ratings

1. Derate by $7,7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ when $\mathrm{T}_{\mathrm{amb}}>60^{\circ} \mathrm{C}$.

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

DC CHARACTERISTICS
$V_{S S}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2,25$ to $6,5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{O}}=1 \mathrm{M} \Omega ; \mathrm{C}_{\mathrm{O}}=680 \mathrm{pF}$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | VDD | 2,25 | - | 6,5 | V |
| Supply current | note 1 | IDD1 | - | 20 | 50 | $\mu \mathrm{A}$ |
| Supply current | $\begin{aligned} & \text { note } 1 ; T_{a m b}= \\ & -25 \text { to }+85{ }^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| Power-on reset level | note 2 | I DD2 VPOR | - | 20 | 30 1,4 | $\mu \mathrm{A}$ V |
| Inputs CLB, DATA DLEN |  |  |  |  |  |  |
| Input voltage LOW HIGH |  | $\mathrm{V}_{\text {IL }}$ $\mathrm{V}_{\text {IH }}$ | 2,0 | - | 0,8 | V |
| Leakage current | $V_{1}=V_{S S}$ or $V_{\text {DD }}$ | $\pm 1$ | - | - | 1 | $\mu \mathrm{A}$ |
| Input capacitance | note 3 | $C_{1}$ | - | - | 10 | pF |
| Input OSC |  |  |  |  |  |  |
| Oscillator start-up current | $V_{1}=V_{S S}$ | I OSC | 0,5 | 1,2 | 5,0 | $\mu \mathrm{A}$ |
| LCD outputs |  |  |  |  |  |  |
| DC component of backplane drivers |  | $\pm \mathrm{V}_{\mathrm{BP}}$ | - | 20 | - | mV |
| Backplane driver output impedance | note 4; $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{BP}}$ | - | 0,5 | 5 | $k \Omega$ |
| Segment driver output impedance | note 4; $V_{\text {DD }}=5 \mathrm{~V}$ | $\mathrm{R}_{\mathrm{S}}$ | - | 1 | 7 | $k \Omega$ |
| LED outputs (S31 and S32 in PCF2110) |  |  |  |  |  |  |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0,4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{\text {IOL }}$ | 8 | 14 | - | mA |
| Output leakage current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ | $\pm 10$ | - | - | 1 | $\mu \mathrm{A}$ |
| Load current |  | ILED | - | - | 20 | mA |

AC CHARACTERISTICS (note 5)
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2,25$ to $6,5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C} ; \mathrm{R}_{\mathrm{O}}=1 \mathrm{M} \Omega ; \mathrm{C}_{\mathrm{O}}=680 \mathrm{pF}$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs CLB, DATA DLEN |  |  |  |  |  |  |
| Data set-up time |  | tSUDA | 3 | - | - | $\mu \mathrm{s}$ |
| Data hold time |  | thDDA | 3 | - | - | $\mu \mathrm{s}$ |
| Leading zero set-up time |  | tsulz | 3 | - | - | $\mu \mathrm{s}$ |
| Enable set-up time |  | tSUEN | 1 | - | - | $\mu \mathrm{s}$ |
| Disable set-up time |  | tSUDI | 2 | - | - | $\mu \mathrm{S}$ |
| Load pulse set-up time |  | tsuld | 2,5 | - | - | $\mu \mathrm{s}$ |
| Busy time |  | tbusy | 3 | - | - | $\mu \mathrm{S}$ |
| CLB HIGH time |  | tWH | 1 | - | - | $\mu \mathrm{S}$ |
| CLB LOW time |  | twL | 5 | - | - | $\mu \mathrm{S}$ |
| CLB period |  | ${ }^{\text {t }}$ CLB | 10 | - | - | $\mu \mathrm{S}$ |
| Rise and fall times |  | $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}_{\mathrm{f}}$ | - | - | 10 | $\mu \mathrm{s}$ |
| LCD timing |  |  |  |  |  |  |
| LCD frame frequency |  | ${ }^{\text {f }}$ LCD | 60 | 75 | 100 | Hz |
| LCD frame frequency for PCF2112 | $\mathrm{C}_{\mathrm{O}}=1,5 \mathrm{nF}$ | ${ }^{\text {f }}$ LCD | 30 | 35 | 50 | Hz |
| Transfer time with test loads | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{t}{ }_{B S}$ | - | 20 | 100 | $\mu \mathrm{s}$ |
| Driver delay with test loads | $V_{D D}=5 \mathrm{~V}$ | tplCD | - | 20 | 100 | $\mu \mathrm{s}$ |

## Notes to the characteristics

1. Outputs open; CBUS inactive.
2. Resets all logic, when $V_{D D}<V_{P O R}$.
3. Periodically sampled (not $100 \%$ tested).
4. Outputs measured one at a time.
5. All timing values are referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{D D}$.


Fig. 16 Test loads.

(1) Load pulse 23 (for PCF2100).
(2) Load pulse 35 (for PCF2110, PCD2111 and PCF2112; see Fig. 10).
Fig. 17 CBUS timing.


Fig. 18 Displays frequency as a function of supply voltage; $\mathrm{C}_{\mathrm{O}}=680 \mathrm{pF}$ (except PCF2112).
シค


Fig. 19 Display frequency as a function of supply voltage; $\mathrm{C}_{\mathrm{O}}=1,5 \mathrm{nF}$ (except PCF2112).

$$
\begin{aligned}
& -\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} ; \\
& ----\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\
& -.-.-\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C} .
\end{aligned}
$$



Fig. 21 Supply current as a function of supply voltage.

- $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} ;$
$----\mathrm{T}_{\mathrm{amb}}=+2 \mathrm{o}^{\circ} \mathrm{C} ;$
$-.-.-\mathrm{T}_{\mathrm{amb}}=+8 \mathrm{o}^{\circ} \mathrm{C}$.


Fig. 22 Output resistance of backplane and segments.

$$
\begin{aligned}
& -\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} ; \\
& ----\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} ; \\
& -.-.-\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C} .
\end{aligned}
$$



Fig. 23 Output current as a function of supply voltage (only PCF2112).
—— $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$;
$----\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$;
$-.-.-\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C}$.

## LCD FLAT-PANEL ROW/COLUMN DRIVER

## GENERAL DESCRIPTION

The PCF2201 is a row or column LCD driver, designed to drive LCD flat-panels at multiplex rates of up to $1: 256$. The PCF2201 converts serial or parallel 4-bit display data into parallel LCD drive waveforms, capable of driving up to 81 rows or 80 columns of an LCD matrix. The PCF2201 is cascadable, enabling it to drive any LCD flat-panel matrix. The PCF2201 is controlled by an alphanumeric/graphic controller.

## Features

- Row or column drive capability
- 80 data latches
- 81 stage bidirectional shift register
- 81 LCD drive outputs
- Proprietary margin control drive output
- Low drive impedance
- LCD drive voltage of up to 25 V
- 5 V logic compatibility
- High speed operation ( 4 MHz )
- Multiplex rates of up to $1: 256$
- Externally adjusted bias voltages
- Maximum LCD voltage and $\mathrm{V}_{\mathrm{DD}}$ may be separated
- 64/65 pin programmable output operation mode
- Low power consumption
- Overall flat-panel power consumption minimized
- Pin programmable right/left orientation for convenience of flat-panel construction
- Optimized pinning for single plane wiring
- Space-saving 120-lead Tape-Automated Bonding package
- Manufactured in silicon gate CMOS process


## PACKAGE OUTLINE



Fig. 1 Block diagram.

${ }^{(1)}$ mark orientation
Fig. 2 Pinning diagram.

## PINNING FUNCTIONS

| mnemonic | I/O | function |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ <br> $V_{S S}$ <br> $V_{1}$ <br> $v_{2} / V_{3}$ <br> $V_{4} / V_{5}$ <br> $V_{E E}$ | P <br> P | Positive supply voltage ( 5 V ) <br> Logic ground ( 0 V ) <br> Most positive LCD supply voltage $\left(\leqslant \mathrm{V}_{\mathrm{DD}}\right)$, selection level Upper non-selection level for row (V2) or column (V3) driver Lower non-selection level for row (V5) or column (V4) driver Most negative LCD supply voltage ( -20 V ), selection level |  |  |  |  |  |  |
| Y1 to Y80 | 0 | Liquid crystal driver outputs |  |  |  |  |  |  |
| CL1 | 1 | Clock for 81 stage bidirectional shift register <br> Loads parallel data from the data presentation latch and frame control in column driver mode <br> Shifts data in row driver mode <br> Negative edge triggered |  |  |  |  |  |  |
| CL2 | 1 | Data transfer clock in column driver modes <br> Data must be valid on the negative edge of CL2 <br> Unused in row driver mode (may be left open) |  |  |  |  |  |  |
| COL/ $\overline{\text { ROW }}$ | 1 | Column/row driver mode select |  |  |  |  |  |  |
| $\mathrm{P} / \overline{\mathrm{S}}$ | 1 | Parallel/serial mode select for column drivers Tie to $V_{S S}$ in row driver mode |  |  |  |  |  |  |
| SHL | 1 | Shift direction select |  |  |  |  |  |  |
| D0 to D3 | 1 | Data inputs in column driver modes Unused in row driver mode (may be left open) Filling order: |  |  |  |  |  |  |
|  |  | COL/ $\overline{\text { ROW }}$ | P/S | SHL | D0 | D1 | D2 | D3 |
|  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{Y} 1, \mathrm{Y} 2, \mathrm{Y} 3 . \\ & \mathrm{Y} 80, \mathrm{Y} 79, \ldots \end{aligned}$ | unused <br> (may be left open) | unused <br> (may be left open) | unused <br> (may be left open) |
|  |  | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \text { Y1, Y5, Y9,. } \\ & \text { Y80, Y76,... } \end{aligned}$ | $\begin{aligned} & \mathrm{Y} 2, \mathrm{Y} 6, \mathrm{Y} 10, . \\ & \mathrm{Y} 79, \mathrm{Y} 75, \ldots . \end{aligned}$ | $\begin{aligned} & Y 3, Y 7, Y 11, . \\ & Y 78, Y 74, \ldots . \end{aligned}$ | $\begin{aligned} & \mathrm{Y} 4, \mathrm{Y} 8, \mathrm{Y} 12, . . \\ & \mathrm{Y} 77, \mathrm{Y} 73, \ldots . . \end{aligned}$ |

Also in the serial column driver mode, a multiple of 4 data bits must always be transferred. Add dummy bits if necessary

| mnemonic | I/O | function |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{RL} / \overline{E L} \\ & \mathrm{RR} / \overline{\mathrm{ER}} \end{aligned}$ | 1/O | Left/right serial input/outputs in row driver mode, left/right enable input/outputs in column driver modes |  |  |  |  |  |
|  |  | COL/ $\overline{\text { ROW }}$ | $\mathrm{P} / \mathrm{S}$ | SHL | RL/EL | RR/ER | comments |
|  |  | L | L | L | 1 | 0 | shift direction: <br> RL/EL $->\operatorname{RR} / \overline{E R}$ (Y1 -> F/Y81) |
|  |  | L | L | H | 0 | 1 | shift direction: $R R / E R->R L / E L(F / Y 81 \rightarrow Y 1)$ |
|  |  | H | L | L | 1 | 0 | $\text { RR/ER goes LOW } 80 \text { CL2 pulses }$ after RL/EL |
|  |  | H | L | H | 0 | 1 | RL/EL goes LOW 80 CL2 pulses after RR/ER |
|  |  | H | H | L | 1 | 0 | RR/ER goes LOW 20 CL2 pulses after RL/EL |
|  |  | H | H | H | 0 | 1 | RL/EL goes LOW 20 CL2 pulses after RR/ER |

In the serial column mode, the device accepts one bit of display data at each CL2 pulse after RL/EL (or RR/ER respectively) goes LOW
When 80 bits of display data have been accepted, the device accepts no further display data and takes its output RR/ER (or RL/EL respectively) LOW, thereby enabling the next PCF2201 to accept display data
The sequence is reset when CL1 is HIGH and CL2 is LOW
In the parallel column mode, the device accepts one nibble of display data at each CL2 pulse after RL/EL (or RR/ER respectively) goes LOW
When 20 nibbles of display data have been accepted, the device accepts no further display data and takes its output $R R / \overline{E R}$ (or $R L / \overline{E L}$ respectively) LOW, thereby enabling the next PCF2201 to accept display data.
The sequence is reset when CL1 is HIGH and CL2 is LOW

| COL/ $\overline{\mathrm{ROW}}$ | LNG | SHL | description | valid Yi | undefined Yi |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & L \\ & L \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | 65-bit row mode operation | $\begin{aligned} & \text { Y1...Y65 } \\ & \text { Y17...Y80, F/Y81 } \end{aligned}$ | $\begin{aligned} & \text { Y66...Y80,F/Y81 } \\ & \text { Y1...Y16 } \end{aligned}$ |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | 81-bit row mode operation | $\begin{aligned} & \text { Y1...Y80, F/Y81 } \\ & \text { Y1...Y80, F/Y81 } \end{aligned}$ |  |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | 64-bit column mode operation | $\begin{aligned} & \text { Y1...Y64 } \\ & \text { Y17...Y80 } \end{aligned}$ | $\begin{aligned} & \text { Y65...Y80 } \\ & \text { Y1...Y16 } \end{aligned}$ |
| $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{H} \\ & \mathrm{H} \end{aligned}$ | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \end{aligned}$ | 80-bit column mode operation | $\begin{aligned} & \text { Y1...Y80 } \\ & \text { Y1...Y80 } \end{aligned}$ | $-$ |

In 80/81-bit operation, the device behaves as previously described
In 64/65-bit operation, the device behaves as if all resources have been reduced to 64/65 instances; i.e. 16 outputs (determined by SHL) can no longer be accessed and should be left open circuit.

PINNING FUNCTIONS (continued)

| mnemonic | I/O | function |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F/Y81* | 0 | Frame output in column driver mode <br> It continuously delivers the select or non-select column driver LCD voltages depending on the state of the frame control <br> The frame output is used to blank the flat-panel display margin outside the actual LCD matrix <br> Liquid crystal driver output, number 81 in row driver mode |  |  |  |  |
| FON | 1 | Frame control <br> Defines the contents of the shift register cell corresponding to F/Y81 in column driver mode <br> Tie to $V_{D D}$ or $V_{S S}$ in row driver mode |  |  |  |  |
| M | 1 | Signal to convert LCD drive waveform into a.c.: |  |  |  |  |
|  |  | COL/ $\overline{\text { ROW }}$ | SR data | M | output level ( $\mathrm{Y}_{\mathrm{i}}$ or $\mathrm{F} / \mathrm{Y81}$ ) | note |
|  |  | L L L L | L L H H | L H L H | $\begin{aligned} & v_{2} / v_{3} \\ & v_{4} / v_{5} \\ & v_{E E} \\ & v_{1} \end{aligned}$ | row driver |
|  |  | $H$ $H$ $H$ $H$ | L L H H | L H L H | $\begin{aligned} & v_{2} / v_{3} \\ & v_{4} / v_{5} \\ & v_{1} \\ & v_{E E} \end{aligned}$ | column driver |
| n.c. | - | not connected |  |  |  |  |

[^4]
## FUNCTIONAL DESCRIPTION

## 4-level driver

One of the liquid crystal driver levels $\left(V_{1}, V_{2} / V_{3}, V_{4} / V_{5}\right.$ and $\left.V_{E E}\right)$ is output onto lines $Y 1$ to Y 80 and $F / Y 81$ depending on the state of the relevant level shifter.

## Level shifter

The level shifter converts logic level driver information into LCD level selection signals. The LCD level selection signals are dependent on the contents of the 81 stage bidirectional shift register and the state of signals $M$ and COL/ $\overline{R O W}$.

## 81 stage bidirectional shift register

In row driver mode the bidirectional shift register is used for the row line scan. In column driver mode the bidirectional shift register is used to hold column data until the next line is assembled in the data presentation latch.

## Column mode data presentation latch

The column mode data presentation latch provides temporary storage during transfer of column data required for the next row.

## Data scrambler

In serial column data transfer, the data scrambler converts 1 -bit data to parallel 4 -bit nibbles. Data is rearranged by the data scrambler according to the orientation (left or right) of the chip, as defined by pin SHL.

## Selector

The selector generates latch clocks $\phi 1$ to $\phi 20$ for the presentation latch. Selection is determined by the state of the up/down counter and the carry logic.

## Up/down counter, carry logic and control

Incoming column data storage locations are determined by the up/down counter making use of enable lines (RL/EL, RR/ $\overline{E R}$ ) and the length control select (LNG). The carry logic inhibits the data transfer clock (CL2) in inactive column drivers, thereby reducing power dissipation. When data transfer to one column driver is completed, the subsequent column driver is enabled by the carry logic. The control part co-ordinates the up/down counter and carry logic, depending upon the condition of the device (SHL, COL/ $\overline{R O W}, P / \bar{S}, L N G, R L / \overline{E L}$ and $R R / \overline{E R}$ ).

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| Supply voltage | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}-0,3$ to $\mathrm{V}_{\text {SS }}+7$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LCD supply voltage range | $V_{E E}$ | $\mathrm{V}_{\text {DD }}-30$ to $\mathrm{V}_{\text {DD }}$ |  |  |
| $\mathrm{V}_{1}, \mathrm{~V}_{2} / \mathrm{V}_{3}$ voltage range (note 1 ) | $\mathrm{V}_{\mathrm{U}}$ | $\frac{V_{D D}+V_{E E}}{2}-1$ to $V_{D D} V$ |  |  |
| $\mathrm{V}_{4} / \mathrm{V}_{5}$ voltage range (note 1) | $\mathrm{V}_{\mathrm{L}}$ | $V_{E E}$ to $\frac{V_{D D}+V_{E E}}{2}-1 \mathrm{~V}$ |  |  |
| Input voltage range <br> (CL1, CL2, COL/ $\overline{\mathrm{ROW}}, \mathrm{P} / \overline{\mathrm{S}}$, |  |  |  |  |
| Output voltage range (RL/EL, RR/ER) | $\mathrm{V}_{0}$ | $\mathrm{V}_{\text {SS }}$ | to $V_{D D}+0,3$ | V |
| Driver output voltage range (F/Y81, Y1 to Y80) | $V_{Y}$ | $V_{\text {EE }}$ | to $V_{D D}+0,3$ |  |
| DC input current | $\pm I_{1}$ | max. | 20 | mA |
| DC output current | $\pm 10$ | max. | 25 | mA |
| $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{1}, \mathrm{~V}_{2} / \mathrm{V}_{3}$, $\mathrm{V}_{4} / \mathrm{V}_{5}$ or $\mathrm{V}_{\mathrm{EE}}$ current | $\pm$ ISUP | max. | 20 | mA |
| Power dissipation per package | $P_{\text {tot }}$ | max. |  | mW |
| Power dissipation per output | $\mathrm{P}_{0}$ | max. |  | mW |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ |  | -65 to + 150 |  |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

$V_{S S}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=4,5$ to $5,5 \mathrm{~V}$;
$V_{E E}=0$ to $-20 V_{;} V_{D D} \geqslant V_{1} \geqslant V_{2} / V_{3} \geqslant \frac{V_{D D}+V_{E E}}{2}-1 V \geqslant V_{4} / V_{5} \geqslant V_{E E} ; f_{M}=100 \mathrm{~Hz}$
$\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

|  | parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVELOPMENT DATA | Positive supply voltage |  | $V_{\text {DD }}$ | 4,5 | - | 5,5 | V |
|  | Negative LCD supply voltage |  | $V_{E E}$ | $\mathrm{V}_{\mathrm{DD}}-25$ | - | $V_{D D}{ }^{-5}$ | V |
|  | Static supply current | $\begin{aligned} & { }^{\mathrm{f}} \mathrm{CL1}={ }^{\mathrm{f}} \mathrm{CL} 2 \\ & =0 \mathrm{~Hz} ; \mathrm{COL} / \overline{\mathrm{ROW}} \\ & =\mathrm{H} ; \mathrm{M}=\mathrm{L} ; \\ & \text { note } 2 \end{aligned}$ | 'DD1 |  | 15 | 40 | $\mu \mathrm{A}$ |
|  | Operating supply current | $\begin{aligned} & \mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{H} ; \\ & \mathrm{f}_{\mathrm{CL}}=25 \mathrm{kHz} ; \\ & \mathrm{f}_{\mathrm{CL}}=4 \mathrm{MHz} ; \\ & \text { note } 2 \end{aligned}$ | IDD2 | - | 0,4 | 1 | mA |
|  | Operating supply current | $\begin{aligned} & \mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{H} ; \\ & \mathrm{RL} / \overline{\mathrm{EL}}=\mathrm{H} \\ & (\mathrm{SHL}=\mathrm{L}) \text { or } \\ & \mathrm{RR} / \overline{\mathrm{ER}}=\mathrm{H} \\ & (\mathrm{SHL}=\mathrm{H}) ; \\ & { }^{\mathrm{f}} \mathrm{CL} 1=25 \mathrm{kHz} ; \\ & \text { note } 2 \end{aligned}$ | ${ }^{\prime}$ DD3 | - | 50 | 150 | $\mu \mathrm{A}$ |
|  | Operating supply current | $\begin{aligned} & \mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{L} ; \\ & \mathrm{f}_{\mathrm{CL}}=100 \mathrm{kHz} ; \\ & \text { note } 2 \end{aligned}$ | 'DD4 | - | 75 | 200 | $\mu \mathrm{A}$ |
|  | Logic |  |  |  |  |  |  |
|  | ```Input voltage LOW HIGH``` |  | $\begin{aligned} & V_{I L} \\ & V_{I H} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0,7 V_{D D} \end{aligned}$ | - | $\begin{aligned} & 0,3 \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ | V |
|  | Output voltage LOW to $R L / E L$ and RR/ER | ${ }^{1} \mathrm{O}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0,05 | V |
|  | Output voltage HIGH to RL/EL and RR/ER | $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0,05$ | - | - | V |
|  | Output current LOW to $R L / E L$ and RR/ER | $V_{O L}=1 \mathrm{~V}$ | IOL | 1 | - | - | mA |

DC CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output current HIGH RL/EL and RR/ER | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}^{-1}} \mathrm{~V}$ | ${ }^{1} \mathrm{OH}$ | - | - | 1 | mA |
| Leakage current at CL1, CL2, COL/ $\overline{\mathrm{ROW}}$, P/ $\overline{\mathrm{S}}, \mathrm{SHL}, \mathrm{D} 0$ to D3, RL/EL, RR/ER, LNG, FON and M Input capacitance | note 3 | $\begin{aligned} & \pm I_{L 1} \\ & C_{1} \end{aligned}$ | - | - | 7 | $\mu \mathrm{A}$ pF |
| LCD outputs Leakage current at $\mathrm{V}_{1}, \mathrm{~V}_{2} / \mathrm{V}_{3}, \mathrm{~V}_{4} / \mathrm{V}_{5}$ |  | $\pm 1 \mathrm{~L} 2$ | - | - | 2 | $\mu \mathrm{A}$ |
| Resistance ON between $\begin{aligned} & V_{1}, V_{2} / V_{3}, V_{4} / V_{5}, \\ & V_{E E} \text { and } Y 1 \text { to } Y 80 \text {, } \\ & F / Y 81 \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=100 \mu \mathrm{~A} ; \\ & \mathrm{V}_{\mathrm{EE}}=\mathrm{V}_{\mathrm{DD}}-25 \mathrm{~V} \\ & \text { note } 4 \end{aligned}$ | $\mathrm{R}_{\mathrm{ON}}$ | - | - | 2 | k $\Omega$ |

AC CHARACTERISTICS (note 5)
$V_{S S}=0 V_{i} V_{D D}=4,5$ to $5,5 \mathrm{~V}$;
$V_{E E}=0$ to $-20 V_{;} V_{D D} \geqslant V_{1} \geqslant V_{2} / V_{3} \geqslant \frac{V_{D D}+V_{E E}}{2}-1 V \geqslant V_{4} / V_{5} \geqslant V_{E E} ;$
$f_{M}=100 \mathrm{~Hz}$; see Figs 4 and $5 ; T_{\text {amb }}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Column driver data transfer rate |  | ${ }^{\mathrm{f}} \mathrm{CL} 2$ | - | - | 4 | MHz |
| CL2 HIGH time |  | ${ }^{\text {t }}$ L2H | 100 | - | - |  |
| CL2 LOW time |  | ${ }^{\text {t }} \mathrm{CL} 2 \mathrm{~L}$ | 100 | - | - | ns |
| CL2 rise time |  | ${ }^{\text {t }} \mathrm{CL} 2 \mathrm{r}$ | - | - | 25 | ns |
| CL2 fall time |  | ${ }^{\text {t CL2 }}$ f | - | - | 25 | ns |
| Row driver clock rate |  | ${ }^{\text {f CL1 }}$ | - | - | 100 | kHz |
| CL1 HIGH time |  | ${ }^{\mathrm{t}} \mathrm{CL1H}$ | 275 | - | - | ns |
| CL1 LOW time |  | ${ }^{\text {t CL1L }}$ | 5 | - | - | $\mu \mathrm{s}$ |
| CL1 rise time |  | ${ }^{\text {t CLI }} 1$ | - | - | 50 | ns |
| CL1 fall time |  | ${ }^{\text {t CLIf }}$ | - | - | 50 | ns |

AC CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Column data set-up time | COL/ $\overline{\text { ROW }}=\mathrm{H}$ | ${ }^{\text {t SuC }}$ | 50 | - | - | ns |
| Column data hold time | COL/ $\overline{\mathrm{ROW}}=\mathrm{H}$ | ${ }^{\text {thDC }}$ | 30 | - | - | ns |
| Row data set-up time | $\mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{L}$ | ${ }^{\text {t }}$ U | 200 | - | - | ns |
| Row data hold time | $\mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{L}$ | ${ }^{\text {tHDR }}$ | 0 | - | - | ns |
| Enable HIGH to CL2 set-up time | COL/ $\overline{\text { ROW }}=\mathrm{H}$ | ${ }^{\text {t }} \mathrm{ECH}$ | 90 | - | - | ns |
| Enable LOW to CL2 set-up time | COL/ $\overline{\text { ROW }}=\mathrm{H}$ | ${ }^{\text {teCL }}$ | 85 | - | - | ns |
| Propagation delay to enable HIGH | COL/ $\overline{\mathrm{ROW}}=\mathrm{H}$ | tPEH | - | - | 185 | ns |
| Propagation delay to enable LOW | $\mathrm{COL} / \overline{\mathrm{ROW}}=\mathrm{H}$ | tpel | - | - | 140 | ns |
| CL2 to CL1 time | COL/ $\overline{\text { ROW }}=\mathrm{H}$ | ${ }^{\text {t CL2 }} 1$ | 50 | - | - | ns |
| CL1 to CL2 time | COL/ $\overline{\text { OOW }}=\mathrm{H}$ | ${ }^{\text {t CL1 }} 12$ | 50 | - | - | ns |
| Overlap time of CL2 $=\mathrm{LOW}$ and CL1 $=\mathrm{HIGH}$ | COL/ $\overline{\text { ROW }}=\mathrm{H}$ | $\mathrm{t}_{\text {ov }}$ | 275 | - | - | ns |
| Propagation delay HIGH to $\mathrm{RL} / \overline{\mathrm{EL}}, \mathrm{RR} / \overline{\mathrm{ER}}$ | COL/ $\overline{\mathrm{ROW}}=\mathrm{L}$ | ${ }^{\text {tPLH }}$ | 20 | - | 200 | ns |
| Propagation delay LOW to RL/EL, RR/ER | COL/ $\overline{\text { ROW }}=\mathrm{L}$ | ${ }^{\text {tPHL }}$ | 20 | - | 200 | ns |
| Propagation delay to Y 1 . . .Y80, F/Y81 | $\begin{aligned} & V_{E E}=V_{D D} \\ & -20 \mathrm{~V} \end{aligned}$ | $t_{\text {PY }}$ | - | - | 3 | $\mu \mathrm{s}$ |

Notes to characteristics

1. Maintain $\mathrm{V}_{\mathrm{DD}} \geqslant \mathrm{V}_{1} \geqslant \mathrm{~V}_{2} / \mathrm{V}_{3} \geqslant \frac{\mathrm{~V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{EE}}}{2}-1 \mathrm{~V} \geqslant \mathrm{~V}_{4} / \mathrm{V}_{5} \geqslant \mathrm{~V}_{\mathrm{EE}}$.
2. Outputs open, inputs at $V_{S S}$ or $V_{D D}$.
3. Periodically sampled, not $100 \%$ tested.
4. Outputs measured one at a time.
5. All timing values referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{D D}$.


RL/EL (SHL=H)
$\mathrm{RR} / \overline{\mathrm{ER}}(\mathrm{SHL}=\mathrm{L})$


7281315

Fig. 3 Test loads.

Fig. 4 Column driver timing waveforms.


Fig. 5 Row driver timing waveforms.

## APPLICATION INFORMATION

## Generation of LCD bias levels

Optimum contrast for LCD flat-panels is achieved when the bias levels are selected using the formulae in Table 1. The multiplex rate is denoted by the variable $n(n \geqslant 9) . V_{\text {th }}$ is defined as the LCD threshold voltage, typically where the LCD exhibits approximately $10 \%$ contrast. The ratio of the 'ON' voltage to the 'OFF' voltage is discrimination (D) and is a measure of the flat-panel contrast at a given multiplex rate.

Table 1 LCD flat-panel bias levels for optimum contrast ( $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{1}-\mathrm{V}_{\mathrm{EE}}$ )

| $\frac{V_{2}}{V_{o p}}=\frac{\sqrt{n}}{\sqrt{n}+1}$ | $\frac{V_{3}}{V_{o p}}=\frac{\sqrt{n}-1}{\sqrt{n}+1}$ | $\frac{V_{4}}{V_{o p}}=\frac{2}{\sqrt{n}+1}$ | $\frac{V_{5}}{V_{o p}}=\frac{1}{\sqrt{n}+1}$ |
| :--- | :--- | :--- | :--- |
| $\frac{V_{o f f(r m s)}}{V_{o p}}$ | $=\sqrt{\frac{2(\sqrt{n}-1)}{\sqrt{n}(\sqrt{n}+1)^{2}}}$ | $\frac{V_{\text {on(rms) }}}{V_{o p}}$ | $=\sqrt{\frac{1}{n}+\frac{\sqrt{n}-1}{n(\sqrt{n}+1)}}$ |
| $D=\frac{V_{\text {on(rms })}}{V_{\text {off(rms })}}=\frac{\sqrt{n-1}}{\sqrt{n}-1}$ | $\frac{V_{o p}}{V_{\text {th }}}$ | $=\frac{\sqrt{n}+1}{\sqrt{2(1-1 / \sqrt{n}}}$ |  |

The intermediate bias levels are generated by a resistive divider (see Fig. 6). Capacitors (C) are used to smooth out switching transients. Considerable power consumption may result by using this arrangement when driving a large LCD flat-panel, because of the low impedance of the resistive divider.


Fig. 6 Unbuffered LCD biasing level generation.

A better solution for LCD flat-panel biasing is presented in Fig. 7. The operational amplifiers provide low impedance biasing with a low power consumption. The fairly high impedance which can be implemented at the resistive divider, helps maintain low power consumption. One diode voltage drop seperates V 1 from $\mathrm{V}_{\text {DD }}$ to compensate for the limited common mode voltage range ( $\mathrm{V}+-1,5 \mathrm{~V}$ ) when the operational amplifiers are powered between $V_{D D}$ and $V_{E E}$.


Fig. 7 Buffered LCD bias level generation.

## Typical LCD flat-panel application

Alphanumeric/graphic computer terminals with LCD flat-panel screens using $200 \times 640$ dots are very popular. The format of $200 \times 640$ is compatible with the standard 25 lines by 80 characters at $8 \times 8$ dot character fonts. Fig. 8 gives a possible circuit using 19 PCF2201's, with upper and lower half screens used for good contrast. The use of half screens reduces the multiplex rate to 1:100 (Fig. 9 gives the timing information).
DEVELOPMENT DATA

Fig. 8 LCD flat-panel with 1:100 multiplex rate in upper and lower half screens.


## Margin control

The used area of the flat-panel matrix is normally smaller than the LCD glass surface. Connection lines outside of the used area of the matrix carry row or column LCD signals (see Fig. 10A). This 'null' state differs slightly in colour from the 'OFF' state pixel for twisted nematic LCD. The structural change in the margin zone is noticeable.
When a high contrast Philips LCD flat-panel of the supertwisted birefringence effect (SBE) type is employed, the situation becomes critital. The colour of the 'OFF' state appears blue and the colour of the 'ON' state appears grey or white. Therefore inverted information is sent to the display, generating dark (blue) characters on a light (grey) background. The margin zone is treated as an extension of the used matrix area (see Fig. 10B), to avoid the margin zone appearing as a dark blue frame. This is extended out to a region where the LCD glass can be covered up. The additional row requires an increase in the multiplex rate from $n$ to $n+1$, the additional column is realized by the frame output of the furthest left and right column drivers of the flat-panel. This removes the requirement for additional column drivers packages to provide margin control.


Fig. 10 Upper left corner of the LCD flat-panel.

## Single plane wiring

The pinning of the PCF2201 tape-automated bonding package has been selected for ease of wiring. One side of this package contains no pins. The adjacent logic level lines are arranged so that they can be bussed in a single plane on the printed circuit board, which allows single sided substrates to be used.
For ease of wiring layout it is suggested to use the bus-level numbers (see Fig. 2) since most supply lines can be run through at the same level. On the actual package there are 120 pins, of which 19 pins are not internally connected. These extra pins are due to single plane wiring gaps and enhance stability in surface mounting.

## CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: $25,65 \mathrm{~mm}^{2}$
Bonding pad dimensions: $104 \mu \mathrm{~m} \times 104 \mu \mathrm{~m}$
Fig. 11 Bonding pad locations.

Table 2 Bonding pad centre locations (dimensions in $\mu \mathrm{m}$ )
All $x / y$ co-ordinates are referenced to the bottom left corner, see Fig. 11.


PCF8200

## VOICE SYNTHESIZER

## GENERAL DESCRIPTION

The PCF8200 is a CMOS integrated circuit for generating good quality speech from digital code with a programmable bit rate. The circuit is primarily intended for applications in microprocessor controlled systems, where the speech code is stored separately.
Applications include automotive, telephony, personal computers, annunciators, aids for the handicapped, and general industrial devices.

## Features

- Male and female speech with good quality
- Speech-band from 0 to 5 kHz
- Bit-rate between 455 bits/second and 4545 bits/second
- Programmable frame duration
- Programmable speaking speed
- CMOS technology
- Operating temperature range -40 to $+85^{\circ} \mathrm{C}$
- Single 5 V supply with low power consumption and power-down stand-by mode
- Interfaces easily with most popular microcomputers and microprocessors through 8 bit parallel bus or $I^{2} \mathrm{C}$ bus
- Software readable status word (parallel bus or $I^{2} \mathrm{C}$ bus)
- BUSY-signal and $\overline{\text { REO}}$-signal hardware readable
- Internal low-pass filter and 11-bit D/A converter


## QUICK REFERENCE DATA

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | V ${ }_{\text {DD }}$ | - | 5 | - | V |
| Supply current | IDD | - | 12 | \# | mA |
| Supply current (stand-by) | IDD(SB) | - | 1 | - | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| Input voltage | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{\text {DD }}$ | V |
| Input voltage | $V_{\text {IL }}$ | 0 | - | 0,8 | V |
| Input capacitance | $C_{1}$ | - | 7 | - | pF |
| Outputs (D5 to D7) |  |  |  |  |  |
| Output voltage high | $\mathrm{V}_{\mathrm{OH}}$ | 3,5 | - | $V_{D D}$ | V |
| Output voltage low | $\mathrm{V}_{\mathrm{OL}}$ | 0 | - | 0,4 | V |
| Load capacitance | $C_{L}$ | - | - | 80 | pF |
| Operating ambient temperature range | $\mathrm{T}_{\text {amb }}$ | -40 | - | + 85 | ${ }^{\circ} \mathrm{C}$ |

## \# Value not yet available.

## PACKAGE OUTLINE

24-lead DIL; plastic (SOT101A).



## FUNCTIONAL DESCRIPTION

The synthesizer has been designed for a vocal tract modelling technique of voice synthesis. An excitation signal is fed to a series of resonators. Each resonator simulates one of the formants in the original speech. It is controlled by two parameters, one for the resonant frequency and one for the bandwidth. Five formants are needed for male speech and four for female speech. The output of this system is defined by the excitation signal, the amplitude values and the resonator settings. By periodic updating of all parameters very high quality speech can be produced.

## OPERATION

Speech characteristics change quite slowly, therefore the control parameters for the speech synthesizer can be adequately updated every few tens of milliseconds with interpolation during the interval to ensure a smooth changeover from one parameter value to the next. In the PCF8200 the standard-frame duration can be set to $8,8,10,4,12,8$ or 17,6 milliseconds with the speed-option, speaking speed, in the commandregister.
The duration of each individual speech frame is programmable to be $1,2,3$ or 5 times the standard-frame duration.

|  | 10 | 01 | 00 | 11 | FS0, FS1 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 00 | 8,8 | 10,4 | 12,8 | 17,6 | ms |
| 01 | 17,6 | 20,8 | 25,6 | 35,2 | ms |
| 10 | 26,4 | 31,2 | 38,4 | 52,8 | ms |
| 11 | 44,0 | 52,0 | 64,0 | 88,0 | ms |

FD1, FD0
Table 1. Frame duration as a function of speed-option (FS1, FS0) and frame-duration (FD1, FD0).
The excitation signal is a random noise source for unvoiced sounds and a programmable pulse generator for voiced sounds. Both sources have an amplitude modulator which is updated 8 times in one speechframe by linear interpolation. The pitch is updated every $1 / 8$ of a standard frame.
The excitation signal is filtered with a five formant filter for male speech and a four formant filter for female speech. The formant filter is a cascade of all second-order sections. The control parameters, formantfrequency and formant-bandwidth, are updated eight times per speech frame by linear interpolation. A block diagram of the formant synthesizer is shown in Fig. 3.
The filter output is upsampled to 80 kHz and filtered with a digital low-pass filter. Before the signal is digital to analogue converted (DAC), with an 11-bit switched capacitor DAC, the signal is multiplied with a DAC-amplitude factor. The use of a digital filter means that no external audio filtering is required for low-medium applications and minimal filtering is required for those applications requiring very high quality speech.


Fig. 3 Block diagram of formant synthesizer.

## DATA FORMAT

Three types of format are used for data transfer to the synthesizer.

## DAC-amplitude factor

The DAC-amplitude factor is one byte, which is used to optimize the digital speech signal to the 11 -bit DAC. It is the first byte after a STOP or a BADSTOP or $V_{D D}$ on. Table 2 indicates the amplitude factor.

| byte | factor | dB |
| :--- | :--- | ---: |
| 01110000 | 3,5 | 10,88 |
| 10110000 | 3,25 | 10,24 |
| 00110000 | 3,0 | 9,54 |
| 11010000 | 2,75 | 8,97 |
| 01010000 | 2,5 | 7,96 |
| 10010000 | 2,25 | 7,04 |
| 00010000 | 2,0 | 6,02 |
| 11100000 | 1,75 | 4,86 |
| 01100000 | 1,5 | 3,52 |
| 10100000 | 1,25 | 1,94 |
| 00100000 | 1,0 | 0,00 |
| 11000000 | 0,75 | $-2,50$ |
| 01000000 | 0,5 | $-6,02$ |
| 10000000 | 0,25 | $-12,04$ |
| 00000000 | 0,0 |  |
| 11110000 | HEX code FO is not allowed as a DAC amplitude |  |

Table 2 DAC amplitude factor.

## Start pitch

The second byte after a STOP or BADSTOP, or $V_{\text {DD }}$ on is the start pitch. It is a one byte start value for the on-chip pitch-period generator.

## Frame Data

The frame data is a five byte block which contains the filter and source information:

| pitch increment/decrement value | 5 bits |
| :--- | :--- |
| amplitude | 4 bits |
| frame duration | 2 bits |
| frequency of 1st formant | 5 bits |
| frequency of 2nd formant | 5 bits |
| frequency of 3rd formant | 3 bits |
| frequency of 4th formant | 3 bits |
| frequency of 5th formant | 1 bit |
| bandwidth of 1st formant | 3 bits |
| bandwidth of 2nd formant | 3 bits |
| bandwidth of 3rd formant | 2 bits |
| bandwidth of 4th formant | 2 bits |
| bandwidth of 5 th formant | 2 bits |

The frame-data bits are organized as shown in Fig. 4.


It is not allowed to set byte 0 to the hexadecimal value 00 .
Fig. 4 Format of frame-date.

## CONTROL FORMAT

## Command Write

A command write consists of two bytes, and it may occur before a data block. The four bits which can be written are shown in Fig. 5.


Fig. 5 Control write: first byte fixed, second byte control.
FSO, FS1 speed option

| FS1 | FSO | speech <br> speed | standard-frame <br> duration |
| :--- | :--- | :---: | :---: |
| 0 | 0 | $100 \%$ | $12,8 \mathrm{~ms}$ |
| 0 | 1 | $145 \%$ | $8,8 \mathrm{~ms}$ |
| 1 | 0 | $123 \%$ | $10,4 \mathrm{~ms}$ |
| 1 | 1 | $73 \%$ | $17,6 \mathrm{~ms}$ |

## $\overline{\mathrm{M}} / \mathrm{F}$, male/female option

$\overline{\mathrm{M}} / \mathrm{F}=0$ male quantization table
$=1$ female quantization table
STOP
STOP = 1 stop; repeat last complete frame with amplitude $=0$ (no excitation signal)
$=0$ if the frame data is not sent within the duration of a half frame, there will be a BADSTOP:

1. $\overline{\mathrm{REQ}}=1 \mathrm{STOP}=0$
2. Repeat last frame with amplitude $=0$
3. $B U S Y=0$

## Status Read

Three status bits can be read out at any time without a preceding byte (00).
This is shown in Fig. 6.


Fig. 6 Status read.
$\overline{\text { REQ }}=1$ No data required
$=0$ Synthesizer requesting for new data
BUSY = 1 Busy (an utterance is pronounced)
$=0$ Idle, $\overline{\mathrm{REO}}$ will set to 1 ; the synthesizer is in STOP or BADSTOP mode
STOP The STOP bit is the same as the stop bit written to the synthesizer during a command write. STOP $=1, B U S Y=0$ stopped by the user. $S T O P=0, B U S Y=0$ BADSTOP because the data was not sent in time.

After initial power-up the status/command register is set to the following status:
FSO, FS1 = 0 Standard-frame duration of $12,8 \mathrm{~ms}$
$\bar{M} / F=0 \quad$ Male quantization table
STOP $=0$
BUSY $=0$ Idle
$\overline{\mathrm{REO}}=1$ No data required

## INTERFACE PROTOCOL

Data can be written to the synthesizer when $\overline{\mathrm{REQ}}=0$ or, when $\overline{\mathrm{REO}}=1$ and $\mathrm{BUSY}=0$. Figure 7 shows the interface protocol of the synthesizer.
In parallel mode the synthesizer is activated by sending the DAC-amplitude factor. In serial mode the DAC-amplitude factor can be sent as soon as the synthesizer is powered-up.
The $I^{2} \mathrm{C}$ transmitter/receiver will then acknowledge. When the request for the pitch-byte occurs the byte must be provided within the duration of a half standard frame. If the byte is not provided in time a BADSTOP will be generated.
During each data write operation, the status bit $\overline{\mathrm{REO}}$ will be set to ' 1 '.
Within a frame data block, it disappears within a few microseconds, asking for the next byte of that block. If the bytes of frame data are not provided within the time-duration of a half frame, a BADSTOP will be generated.

## $1^{2} \mathrm{C}$ ADDRESS

On chip there is a $I^{2} \mathrm{C}$ slave receiver/transmitter with the address:

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 0 & R / W
\end{array}
$$

## POWER UP

The synthesizer will be set to power-up on a parallel-write sequence.
PAR-mode: The input-latches are active so they can receive the first byte
SER-mode: $\quad$ The $I^{2} \mathrm{C}$ transmitter/receiver will not acknowledge until the synthesizer has poweredup. To power up the synthesizer a parallel write sequence (Fig. 9) must be made to the synthesizer by using external logic for the control lines; at least one line must be toggled, $\overline{\mathrm{C} E}$, while $\overline{\mathrm{W}}=0$ and $\overline{\mathrm{R}} / \mathrm{W}=1$.
The synthesizer can be set to permanent power-up by hard-wired control pins ( $\overline{\mathrm{C}} \overline{=}=0, \overline{\mathrm{R}} / \mathrm{W}=1, \overline{\mathrm{~W}}=0$ ).

## POWER DOWN MODE

When BUSY = 0 the synthesizer will be set to power-down. In the power-down mode the status/command register will be retained.
In power-down mode the clock-oscillator is switched off. After initial $\mathrm{V}_{\mathrm{DD}}$ the synthesizer is in powerdown mode.

## HANDLING

All inputs and outputs are protected against electrostatic charge under normal handling conditions.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min . | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | any pin with respect to $\mathrm{V}_{\mathrm{SS}}$ | $V_{\text {DD }}$ | -0,3 | 7,5 | V |
| Input voltage | any pin with respect to $\mathrm{V}_{\mathrm{SS}}$ | $V_{1}$ | -0,3 | 7,5 | V |
| Output voltage | any pin with respect to $V_{S S}$ | $\mathrm{V}_{\mathrm{O}}$ | -0,3 | 7,5 | V |
| D.C. input diode current | $\begin{aligned} & V_{1}<V_{S S} \\ & V_{1}>V_{D D} \end{aligned}$ | $\begin{aligned} & l_{I K}^{I_{I K}} \\ & l_{1} \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  |
| D.C. output diode current | $\begin{aligned} & \mathrm{v}_{\mathrm{O}}<\mathrm{v}_{\mathrm{SS}} \\ & \mathrm{v}_{\mathrm{O}}>\mathrm{V}_{\mathrm{DD}} \end{aligned}$ | -IOK <br> IOK | - | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Operating ambient temperature range |  | Tamb | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

## CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=-45$ to $+85^{\circ} \mathrm{C}$; supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ ) $=4,5$ to $5,5 \mathrm{~V}$ with respect to $\mathrm{V}_{\mathrm{SS}}$, unless otherwise specified

| parameter | symbol | min . | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| Supply voltage | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current | IDD | - | 10 | - | mA |
| Standby current | 'DD(SB) | - | 200 | - | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| $\overline{\mathbf{C E}}, \overline{\mathbf{R}} / \mathbf{W}, \overline{\mathbf{W}}$ |  |  |  |  |  |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{\text {DD }}$ | V |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 0,8 | V |
| $\mathrm{V}_{\text {in }}=0$ to $5,5 \mathrm{~V}$ | IIR | -10 | - | 10 | $\mu \mathrm{A}$ |
| Rise and fall times (note 2) | ${ }_{\text {trf }}$ | - | - | 50 | ns |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| OSCI |  |  |  |  |  |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,2 | - | $V_{\text {DD }}$ | V |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 0,8 | V |
| Input leakage current $V_{\text {in }}=0 \text { to } 5,5 \mathrm{~V}$ | $l_{\text {IR }}$ | -10 | - | 10 |  |
| Rise and fall times (note 2) | $\mathrm{t}_{\text {rf }}$ | - | - | 50 | ns |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| PARALLEL MODE |  |  |  |  |  |
| Input Characteristics (D0 to D7) |  |  |  |  |  |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{\text {DD }}$ | V |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 0,8 | v |
| Input leakage current $\begin{aligned} & \left(\mathrm{V}_{\text {in }}=0 \text { to } 5,5 \mathrm{~V}\right. \text {, } \\ & \text { output off) } \end{aligned}$ |  | -10 | - |  |  |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 7 | ${ }_{\mathrm{pF}}$ |
| Output Characteristics (D5 to D7 only) |  |  |  |  |  |
| Output voltage HIGH <br> $\left(\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}\right)$ $\mathrm{V}_{\mathrm{OH}}$ 3,5 - $\mathrm{V}_{\mathrm{DD}}$ V |  |  |  |  |  |
| Output voltage LOW |  |  |  |  |  |
| ( $\mathrm{IOL}^{\text {a }}=3,2 \mathrm{~mA}$ ) | $\mathrm{V}_{\mathrm{OL}}$ | 0 | - | 0,4 | V |
| Load capacitance | $\mathrm{C}_{\mathrm{L}}$ | - | - | 80 | pF |
| Rise and fall times (note 3) | ${ }_{\text {trf }}$ | - | - | 50 | ns |
| SERIAL MODE |  |  |  |  |  |
| Input characteristics (SDA and SDL) |  |  |  |  |  |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 3,0 | - |  | V |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 1,5 | v |
| Input leakage current $\left(V_{\text {in }}=0 \text { to } 5,5 \mathrm{~V},\right.$ output off) |  |  |  |  |  |
| Input capacitance | ${ }_{\text {Cl }}^{\text {C }}$ | -10 | - | 10 10 | ${ }_{\text {pF }}$ |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Characteristics (SDA only, open drain) |  |  |  |  |  |
| Output voltage LOW $\left(\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}\right)$ | $\mathrm{V}_{\text {OL }}$ | 0 | - | 0,4 | V |
| OSCILLATOR <br> Crystal frequency | ${ }^{\text {f }}$ XTAL | - | 6 | 6,1 | MHz |
| $V_{\text {REF }}$ |  |  |  | $\underline{V_{D D}-1,5}$ | V |
| Reference voltage | $V_{\text {REF }}$ | 1,9 | - | 1,25 | V |
| Input leakage current (active) | $I_{\text {IR }}$ | - | 5 | - | $\mu \mathrm{A}$ |
| Outputs |  |  |  |  |  |
| REQ, BUSY |  |  |  |  |  |
| Output voltage HIGH $\left(I_{\mathrm{OH}}=100 \mu \mathrm{~A}\right)$ | $\mathrm{V}_{\mathrm{OH}}$ | 3,5 | - | $V_{\text {DD }}$ | V |
| Output voltage LOW $\left(\mathrm{I}_{\mathrm{QL}}=3,2 \mathrm{~mA}\right)$ | $\mathrm{V}_{\mathrm{OL}}$ | 0 | - | 0,4 | V |
| Load capacitance | $\mathrm{C}_{\mathrm{L}}$ | - | - | 80 | pF |
| Rise and fall times (note 3) | $\mathrm{t}_{\mathrm{rf}}$ | - | - | 50 | ns |
| OUT |  |  |  |  |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ |  |  | $1,34 \times \mathrm{V}_{\text {REF }}$ | V |
| Minimum external load |  |  |  | - |  |
| Timing characteristics (note 1) (Figs 8 and 9) |  |  |  |  |  |
| Write enable | ${ }^{\text {t }}$ WR | 200 | - | - | ns |
| Data set-up for write | ${ }^{\text {t }}$ S | 150 | - | - | ns |
| Data hold for write | ${ }^{\text {t }}$ DH | 30 | - | - | ns |
| Read enable | ${ }^{\text {t }}$ D | 200 | - |  | ns |
| Data delay for read (note 2) | ${ }^{\text {t }}$ D | - | - | 150 | ns |
| Data floating for read (note 2) | ${ }^{\text {t }}$ D F | - | - | 150 | ns |
| Control set-up | ${ }^{\text {t }}$ CS | 0 | - | - | ns |
| Control hold | ${ }^{\text {t }} \mathrm{CH}$ | 0 | - | - | ns |
| REO new (new byte of the same speech f́rame) | ${ }^{\text {t }} \mathrm{RN}$ | - | \# ( $\approx 3$ ) |  | $\mu \mathrm{s}$ |
| REQ Valid | ${ }^{\text {t }} \mathrm{RV}$ | 0 | - | \# | ns |
| REQ Hold | ${ }^{\text {t }}$ RH | - | 250 | \# | ns |

## NOTES TO THE CHARACTERISTICS

1. Timing reference level is $1,5 \mathrm{~V}$; supply $5 \mathrm{~V} \pm 10 \%$; temperature range of $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
2. Levels greater than 2 V for a ' 1 ' or less than $0,8 \mathrm{~V}$ for a ' 0 ' are reached with a load of one TTL input and 50 pF .
3. Rise and fall times between $0,6 \mathrm{~V}$ and $2,2 \mathrm{~V}$ levels.


Fig. 7 Interface protocol.

## Timing diagrams

The control signals $\overline{C E}, \bar{R} / W$ and $\bar{W}$ have been specified to enable easy interface to most microprocessors and microcomputers. For instance with connection to an MAB8048 microcomputer the $\bar{R} / W$ and $\bar{W}$ inputs can be used as the RD and WR strobe inputs.


Typical connection of control signals.


Fig. 8 Read timing.


Fig. 9 Write timing.


Fig. 10 Typical application configuration with parallel interface.


Fig. 11 Typical application configuration with series interface.


Fig. 12 An example of an output configuration.


Fig. 13 Oscillator clock configurations.


## SINGLE-CHIP 8-BIT MICROCONTROLLER FAMILY

## DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84CXXX microcontroller family. The family consists of the following devices:

| - PCF84C00 | - PCF84C12 | - PCF84C121 | - PCF84C430 |
| :--- | :--- | :--- | :--- |
| - PCF84C21 | - PCF84C22 | - PCF84C230 | - PCF84C470 |
| - PCF84C41 | - PCF84C42 | - PCF84C270 | - PCF84C640 |
| - PCF84C81 | - PCF84C85 | - PCF84C271 |  |

This data sheet describes features of the PCF84CXXX microcontroller family which are common to several family members. For details on a particular device, consult the relevant data sheet.
All family members have quasi-bidirectional I/O port lines, a single-level vectored interrupt structure, an 8-bit timer/event counter and on-chip clock oscillator and clock circuits.
These efficient controllers also perform well as arithmetic processors. They have facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set is similar to that of the MAB8048 and the PCF84CXXX family is very similar to the MAB8400 family.
Features common to all family members are listed below.

## Features

- 8-bit CPU, ROM, RAM, I/O in a single DIL or SO package
- $1 \mathrm{~K}, 2 \mathrm{~K}, 4 \mathrm{~K}$ or $8 \mathrm{~K} \times 8 \mathrm{ROM}$; there is also a ROM-less device
- 64, 128 or $256 \times 8$ RAM
- Quasi-bidirectional I/O port lines
- Two test inputs: one of which is also an external interrupt input
- Single-level vectored interrupt structure
- 8-bit programmable timer/event counter
- Clock frequency range: 100 kHz to 10 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage ( $2,5 \mathrm{~V}$ to $5,5 \mathrm{~V}$ )
- STOP and IDLE modes
- Power-on-reset circuit
- Operating temperature range: -40 to $+85{ }^{\circ} \mathrm{C}$


## PACKAGE OUTLINES

Consult individual data sheets.


Fig. 1 PCF84CXXX block diagram.

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET SINGLE-CHIP 8-BIT MICROCONTROLLERS WITH ${ }^{2}$ ²C-BUS INTERFACE

## DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84C00, PCF84C21/C, PCF84C41/C and PCF84C81/C microcontrollers. The PCF84C21C, PCF84C41C and PCF84C81C operate at a higher clock frequency. Each device has 20 quasi-bidirectional I/O port lines, a serial I/O interface, a singlelevel vectored interrupt structure, an 8-bit timer/event counter and on-chip clock oscillator and clock circuits. On-chip RAM and ROM content is as follows:

- PCF84C00 - $256 \times 8$ RAM, external program memory
- PCF84C21-64 68 RAM, 2 K $\times 8$ ROM

These efficient controllers also perform well as arithmetic processors. They have facilities for both binary and $B C D$ arithmetic plus bit-handling capabilities. The instruction set is similar to that of the MAB8048.
These microcontrollers are members of the PCF84CXXX family. For detailed information, consult the PCF84CXXX data sheet.

## Features

- 8-bit CPU, ROM, RAM, I/O in a single 28 -lead DIL or SO package
- $2 \mathrm{~K}, 4 \mathrm{~K}$ or $8 \mathrm{~K} \times$ ROM; also a ROM-less version
- 64, 128 or $256 \times 8$ RAM
- 20 quasi-bidirectional I/O port lines
- Two test inputs, one of which is also the external interrupt input
- Single-level vectored interrupts: external, timer/event counter and serial I/O
- $I^{2} \mathrm{C}$ hardware interface for serial data transfer on two lines (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Clock frequency range: 100 kHz to 10 MHz ; C versions: 1 MHz to 12 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage ( 2,5 to $5,5 \mathrm{~V}$ )
- STOP and IDLE modes
- Power-on reset circuit
- Operating temperature range: -40 to $+85^{\circ} \mathrm{C}$
- High current on Port 1: $\mathrm{IOL}=10 \mathrm{~mA}$ at $\mathrm{V}_{\mathrm{OL}}=1,2 \mathrm{~V}$ (all versions except the PCF84C00).


## For following sections see PCF84CXXX family data sheet

Program memory
Data memory
Program counter stack
IDLE and STOP modes
I/O facilities
Serial I/O
Interrupts
Oscillator
Timer/event counter
Program status word

Program counter
Central processing unit
Conditional branch logic
Test input T1
Power-on reset
Instruction set

## PACKAGE OUTLINES

PCF84C21/41/81P: 28-lead DIL; plastic (SOT117).
PCF84C21/41/81T: 28 -lead mini-pack; plastic (SO28; SOT136A).
PCF84C00B : 28-lead 'piggy-back' package (supports up to 28 -pin EPROM).
PCF84C00T : 56-lead mini-pack; plastic (VSO56; SOT190).

PCF84C00
PCF84C21/C
PCF84C41/C PCF84C81/C


Fig. 1 Block diagram.


Fig. 1a Replacement of dotted section in Fig. 1, for the PCF84C00T ROM-less version.


Fig. 1b Replacement of dotted section in Fig. 1, for the PCF84C00B 'piggy-back' version.

## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLERS

## DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84C12, PCF84C22 and PCF84C42 microcontrollers. Each device has 13 quasi-bidirectional I/O port lines, a single-level vectored interrupt structure, an 8-bit timer and on-chip clock oscillator and clock circuits. On-chip RAM and ROM content is as follows:

- PCF84C12-64×8RAM, $1 \mathrm{~K} \times 8$ ROM
- PCF $84 \mathrm{C} 22-64 \times 8$ RAM, $2 \mathrm{~K} \times 8$ ROM
- PCF84C42-64×8 RAM, $4 \mathrm{~K} \times 8$ ROM

These efficient microcontrollers also perform well as arithmetic processors. The instruction set is similar to that of the MAB8048. They have bit handling abilities and facilities for both binary and BCD arithmetic.

These microcontrollers are members of the PCF84CXXX family. For detailed information, consult the PCF84CXXX data sheet.

## Features

- 8-bit CPU, ROM, RAM, I/O in a single 20-lead DIL or SO package
- $1 \mathrm{~K}, 2 \mathrm{~K}$ or $4 \mathrm{~K} \times 8 \mathrm{ROM}$
- $64 \times 8$ RAM
- 2 timers ( 8 -bit programmable)
- 13 quasi-bidirectional I/O port lines
- Two test inputs: one of which is also the external interrupt input
- Single-level, vectored interrupts: external and timer/event counter
- 8 -bit programmable timer/event couriter
- Clock frequency range: 100 kHz to 10 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage ( 2.5 V to 5.5 V )
- STOP and IDLE modes
- Power-on-reset circuit
- Operating temperature range: -40 to $+85{ }^{\circ} \mathrm{C}$

Program memory
Data memory
Program counter stack
IDLE and STOP modes
I/O facilities
Interrupts
Oscillator
Timer/event counters
Program status word

Program counter
Central processing unit
Conditional branch logic
Test input T1
Power-on-reset

## PACKAGE OUTLINES

PCF84C12/22/42P: 20-lead DIL; plastic (SOT146).
PCF84C12/22/42T: 20-lead mini-pack; plastic (SO20, SOT163A).


Fig. 1 Block diagram.

PCF84C85

## FOR DETAILED INFORMATION SEE REVELANT DATA BOOK OR DATA SHEET

# SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 32 I/O LINES 

## DESCRIPTION

The PCF84C85 microcontroller is manufactured in CMOS, and is designed to be an efficient controller as well as an arithmetic processor. The instruction set is based on that of the MAB8048 and is software compatible with the PCF84CXX family. The PCF84C85 has two additional derivative ports and the microcontroller has bit handling abilities and facilities for both binary and BCD arithmetic.
For detailed information on the PCF84CXX see the ''Single-chip 8-bit Microcontrollers'" user manual.

## Features

- 8-bit CPU, ROM, RAM, I/O in a single 40-lead DIL or mini-pack package
- 8 K ROM
- 256 RAM bytes
- 32 quasi-bidirectional I/O port lines
- Two test inputs: one of which is also the external interrupt input
- Single-level vectored interrupts: external, timer/event counter, serial I/O
- $1^{2} \mathrm{C}$ hardware interface for two-line serial data transfer (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Clock frequency 100 kHz to 10 MHz
- Over 80 instructions (based on MAB8048) all of 1 or 2 cycles
- Single supply voltage from $2,5 \mathrm{~V}$ to $5,5 \mathrm{~V}$
- STOP and IDLE mode
- Power-on-reset circuit
- Operating temperature range: -40 to $+85^{\circ} \mathrm{C}$


## PACKAGE OUTLINES

PCF84C85P: 40-lead DIL; plastic (SOT129).
PCF84C85T: 40-lead; mini-pack (VSO40; SOT158).





PCF8566

## UNIVERSAL LCD DRIVER FOR LOW MULTIPLEX RATES

## GENERAL DESCRIPTION

The PCF8566 is a peripheral device which interfaces to almost any liquid crystal display (LCD) having low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 24 segments and can easily be cascaded for larger LCD applications. The PCF8566 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional bus ( ${ }^{2} \mathrm{C}$ ). Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

## Features

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or $2 / 3 / 4$ backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$ or $1 / 3$
- Internal LCD bias generation with voltage-follower buffers
- 24 segment drives: up to twelve 8 -segment numeric characters; up to six 15 -segment alphanumeric characters; or any graphics of up to 96 elements
- $24 \times 4$-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- $2,5 \mathrm{~V}$ to 6 V power supply range
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- $1^{2} \mathrm{C}$ bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16 -bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 1536 segments possible)
- Cascadable with the 40 segment LCD driver PCF8576
- Optimized pinning for single plane wiring in both single and multiple PCF8566 applications
- Space-saving 40-lead plastic mini-pack (VSO-40; SOT-158A)
- No external components required (even in multiple device applications)
- Manufactured in silicon gate CMOS process


## PACKAGE OUTLINES

PCF8566P: 40-lead DIL; plastic (SOT 129).
PCF8566T: 40-lead mini-pack (VSO40; SOT158A).


Fig. 1 Block diagram.
DEVELOPMENT DATA


## PINNING

| 1 | SDA | $1^{2} \mathrm{C}$ bus data input/output |
| :---: | :---: | :---: |
| 2 | SCL | $1^{2} \mathrm{C}$ bus clock input/output |
| 3 | SYNC | cascade synchronization input/output |
| 4 | CLK | external clock input/output |
| 5 | $V_{\text {DD }}$ | positive supply voltage |
| 6 | OSC | oscillator input |
| 7 | A0 |  |
| 8 | $\begin{aligned} & \text { A1 } \\ & \text { A2 } \end{aligned}$ | $1^{2} \mathrm{C}$ bus subaddress inputs |
| 10 | SAO | $1^{2} \mathrm{C}$ bus slave address bit 0 input |
| 11 | $\mathrm{V}_{\text {SS }}$ | logic ground |
| 12 | $V_{\text {LCD }}$ | LCD supply voltage |
| 13 | BPO |  |
| 14 | BP2 |  |
| 15 | BP1 | LCD backplane outputs |
| 16 | BP3 |  |
| 17 | So |  |
| to | to | LCD segment outputs |
| 40 | S23 |  |

Fig. 2 Pinning diagram.

## FUNCTIONAL DESCRIPTION

The PCF8566 is a versatile peripheral device designed to interface any microprocessor to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 24 segments. The display configurations possible with the PCF8566 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

Table 1 Selection of display configurations
\(\left.$$
\begin{array}{|l|c|l|l|c|}\hline \begin{array}{l}\text { active back- } \\
\text { plane outputs }\end{array} & \begin{array}{l}\text { no. of } \\
\text { segments }\end{array} & \begin{array}{l}\text { 7-segment } \\
\text { numeric }\end{array} & \begin{array}{l}14 \text {-segment } \\
\text { alphanumeric }\end{array} & \text { dot matrix } \\
\hline 4 & 96 & \begin{array}{l}12 \text { digits }+ \\
12 \text { indicator } \\
\text { symbols }\end{array} & \begin{array}{l}6 \text { characters }+ \\
12 \text { indicator } \\
\text { symbols }\end{array} & \begin{array}{l}96 \text { dots } \\
(4 \times 24)\end{array} \\
\hline 3 & 72 & \begin{array}{l}9 \text { digits }+ \\
9 \text { indicator } \\
\text { symbols }\end{array} & \begin{array}{l}4 \text { characters }+ \\
16 \text { indicator } \\
\text { symbols }\end{array}
$$ \& 72 dots <br>

(3 \times 24)\end{array}\right]\)| 3 characters + |
| :--- |
| 2 |

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig. 3. The host microprocessor/microcontroller maintains the two-line $I^{2} \mathrm{C}$ bus communication channel with the PCF8566. The internal oscillator is selected by tying OSC (pin 6) to VSS. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{LCD}}$ ) and to the LCD panel chosen for the application.


Fig. 3 Typical system configuration.

## Power-on reset

At power-on the PCF8566 resets to a defined starting condition as follows:

1. All backplane outputs are set to $V_{D D}$.
2. All segment outputs are set to $V_{D D}$.
3. The drive mode ' $1: 4$ multiplex with $1 / 3$ bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 5).
6. The $I^{2} \mathrm{C}$ bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the $I^{2} \mathrm{C}$ bus should be avoided for 1 ms following power-on to allow completion of the reset action.

## LCD bias generator

The full-scale LCD voltage $\left(\mathrm{V}_{\mathrm{Op}}\right)$ is obtained from $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$. The LCD voltage may be temperature compensated externally through the $\mathrm{V}_{\text {LCD }}$ supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LCD}}$. The centre resistor can be switched out of circuit to provide a $1 / 2$ bias voltage level for the $1: 2$ multiplex configuration.

## LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD according to the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D), are given in Table 2.

Table 2 Preferred LCD drive modes: summary of characteristics

| LCD drive mode | LCD bias <br> configuration | $\frac{V_{\text {off(rms) }}}{V_{\text {op }}}$ | $\frac{V_{\text {on }}(\mathrm{rms})}{V_{\text {op }}}$ | $D=\frac{V_{\text {on(rms) }}}{V_{\text {off }}(\mathrm{rms})}$ |
| :--- | :--- | :--- | :--- | :--- |
| static (1 BP) | static (2 levels) | 0 | 1 | $\infty$ |
| $1: 2$ MUX (2 BP) | $1 / 2$ (3 levels) | $\sqrt{2} / 4=0,354$ | $\sqrt{10} / 4=0,791$ | $\sqrt{5}=2,236$ |
| $1: 2$ MUX (2 BP) | $1 / 3(4$ levels) | $1 / 3=0,333$ | $\sqrt{5 / 3}=0,745$ | $\sqrt{5}=2,236$ |
| $1: 3$ MUX (3 BP) | $1 / 3(4$ levels) | $1 / 3=0,333$ | $\sqrt{33} / 9=0,638$ | $\sqrt{33} / 3=1,915$ |
| $1: 4$ MUX (4 BP) | $1 / 3(4$ levels) | $1 / 3=0,333$ | $\sqrt{3 / 3}=0,577$ | $\sqrt{3}=1,732$ |

## PCF8566

## LCD voltage selector (continued)

A practical value for $\mathrm{V}_{\mathrm{op}}$ is determined by equating $\mathrm{V}_{\mathrm{off}}(\mathrm{rms})$ with a defined LCD threshold voltage $\left(V_{\text {th }}\right)$, typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode a suitable choice is $V_{\text {op }} \gtrsim 3 V_{\text {th }}$.
Multiplex drive ratios of $1: 3$ and $1: 4$ with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smalier ( $\sqrt{3}=1,732$ for $1: 3$ multiplex or $\sqrt{21} / 3=1,528$ for $1: 4$ multiplex). The advantage of these modes is a reduction of the LCD full scale voltage $V_{\mathrm{op}}$ as follows:

1:3 multiplex ( $1 / 2$ bias) : $\mathrm{V}_{\mathrm{op}}=\sqrt{6} \mathrm{~V}_{\text {off }(\mathrm{rms})}=2,449 \mathrm{~V}_{\text {off }}(\mathrm{rms})$
$1: 4$ multiplex ( $1 / 2$ bias) : $\mathrm{V}_{\mathrm{Op}}=4 \sqrt{3} / 3 \mathrm{~V}_{\mathrm{off}(\mathrm{rms})}=2,309 \mathrm{~V}_{\mathrm{off}(\mathrm{rms})}$
These compare with $\mathrm{V}_{\mathrm{op}}=3 \mathrm{~V}_{\mathrm{off}(\mathrm{rms})}$ wheri $1 / 3$ bias is used.

## LCD drive mode waveforms

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig. 4.

(a) WAVEFORMS AT DRIVER

$-V_{\text {op }}-$
(b) RESULTANT WAVEFORMS AT LCD SEGMENT

Fig. 4 Static drive mode waveforms: $V_{o p}=V_{D D}-V_{L C D}$.

When two backplanes are provided in the LCD the 1:2 multiplex drive mode applies. The PCF8566 allows use of $1 / 2$ or $1 / 3$ bias in this mode as shown in Figs 5 and 6.


Fig. 5 Waveforms for 1:2 multiplex drive mode with $1 / 2$ bias: $V_{o p}=V_{D D}-V_{L C D}$.

LCD drive mode waveforms (continued)

state 1
$V_{\text {op }}$
$2 \mathrm{~V}_{\mathrm{op}} / 3$
$V_{o p}$
$-\mathrm{V}_{\mathrm{op}} / 3$
$-2 \mathrm{~V}_{\mathrm{op}} / 3$
$-V_{\text {op }}$
$V_{\text {op }}$
$2 \mathrm{~V}_{\mathrm{op}} / 3$ $V_{\mathrm{op}} / 3$
state 2

$$
\begin{aligned}
& -\mathrm{V}_{\mathrm{op}} / 3 \\
& -2 \mathrm{~V}_{\mathrm{op}} / 3 — \\
& -\mathrm{V}_{\mathrm{op}}- \\
& \text { (b) RESULTANT WAVEFORMS } \\
& \text { AT LCD SEGMENT }
\end{aligned}
$$



At any instant $(\mathrm{t})$ :
$V_{\text {state } 1}(\mathrm{t})=\mathrm{V}_{\mathrm{S}_{\mathrm{n}}}(\mathrm{t})-\mathrm{V}_{\mathrm{BPO}}(\mathrm{i})$
$V_{\text {on }(\mathrm{rms})}=\frac{\mathrm{V}_{\mathrm{op}}}{3} \sqrt{5}=0,745 \mathrm{~V}_{\mathrm{op}}$
$V_{\text {state }} 2^{(t)}=V_{S_{n}}(t)-V_{B P 1}(t)$
$V_{\text {off }(\mathrm{rms})}=\frac{V_{\text {op }}}{3}=0,333 V_{\text {op }}$

7291466

Fig. 6 Waveforms for $1: 2$ multiplex drive mode with $1 / 3$ bias: $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$.

The backplane and segment drive wavefront for the 1:3 multiplex drive mode ithree LCD backplanes) and for the 1:4 multiplex drive mode (four LCD backplanes) are shown in Figs 7 and 8 respectively.


Fig. 7 Waveforms for $1: 3$ multiplex drive mode: $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$.

LCD drive mode waveforms (continued)

(a) WAVEFORMS AT DRIVER

(b) RESULTANT WAVEFORMS

AT LCD SEGMENT

At any instant ( t ):
$V_{\text {state }} 1(\mathrm{t})=$
$V_{S_{n}}(t)-V_{B P O}(t)$
$V_{\text {on }}(\mathrm{rms})=$
$\frac{V_{\mathrm{op}}}{3} \sqrt{3}=0,577 \mathrm{~V}_{\mathrm{op}}$
$V_{\text {state } 2}(t)=$
$V_{S_{n}}(t)-V_{B P 1}(t)$
$V_{\text {off }}(\mathrm{rms})=$
$\frac{V_{\text {op }}}{3}=0,333 V_{\text {op }}$

Fig. 8 Waveforms for 1:4 multiplex drive mode: $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$.

## Oscillator

The internal logic and the LCD drive signals of the PCF8566 or PCF8576 are timed either by the built-in oscillator or from an external clock.

The clock frequency ( f CLK) determines the LCD frame frequency and the maximum rate for data reception from the $I^{2} \mathrm{C}$ bus. To allow $1^{2} \mathrm{C}$ bus transmissions at their maximum data rate of 100 kHz , ${ }^{\mathrm{f}} \mathrm{CLK}$ should be chosen to be above 125 kHz .

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

## Internal clock

When the internal oscillator is used, OSC (pin 6) should be tied to VSS. In this case, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s and PCF8576s in the system.

## External clock

The condition for external clock is made by tying OSC (pin 6) to VDD; CLK (pin 4) then becomes the external clock input.

## Timing

The timing of the PCF8566 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal $\overline{\text { SYNC maintains the correct timing relationship between the PCF8566s in the }}$ system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (Table 3). The frame frequency is set by MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

Table 3 LCD frame frequencies

| PCF8566 mode | fframe | nominal $f_{\text {frame }}(\mathrm{Hz})$ |
| :--- | :--- | :---: |
| normal mode | $\mathrm{f}_{\mathrm{CLK}} / 2880$ | 64 |
| power-saving mode | $\mathrm{f}_{\mathrm{CLK}} / 480$ | 64 |

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller, this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the $1^{2} \mathrm{C}$ bus. When a device is unable to 'digest' a display data byte before the next one arrives, it holds the SCL line low until the first display data byte is stored. This slows down the transmission rate of the $1^{2} \mathrm{C}$ bus but no data loss occurs.

## Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

## Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data are displayed.

## Segment outputs

The LCD drive section includes 24 segment outputs S0 to S23 (pins 17 to 40 ) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with the data resident in the display latch. When less than 24 segment outputs are required the unused segment outputs should be left open-circuit.

## Backplane outputs

The LCD drive section includes four backplane outputs BPO to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open. In the 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1:2 multiplex drive mode BPO and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

## Display RAM

The display RAM is a static $24 \times 4$-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the 'on' state of the corresponding LCD segment; similarly, a logic 0 indicates the 'off' state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 24 segments operated with respect to backplane BPO (Fig. 9). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with $B P 1, B P 2$ and $B P 3$ respectively.


Fig. 9 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

When display data are transmitted to the PCF8566 the display bytes received are stored in the display RAM according to the selected LCD drive mode. To illustrate the filling order, an example of a 7 -segment numeric display showing all drive modes is given in Fig. 10; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig. 10, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1:2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1:3 multiplex drive mode these bits are placed in bits 0,1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1:4 multiplex drive mode the eight transmitted data bits are placed in bits 0,1,2 and 3 of two successive display RAM addresses.

## Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig. 10. The data pointer is automatically incremented according to the LCD configuration chosen. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1:2 multiplex drive mode), by three ( $1: 3$ multiplex drive mode) or by two ( $1: 4$ multiplex drive mode).

## Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2 (pins 7, 8, and 9). A0, A1 and A2 should be tied to VSS or VDD. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.
The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are being sent to the display RAM, automatic wrap-over to the next PCF8566 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character.


## Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1 , bit 2 and then bit 3 . Similarly in $1: 3$ multiplex, bits 0,1 and 2 are selected sequentially. In 1:2 multiplex, bits 0 then 1 are selected and, in the static mode, bit 0 is selected.
The PCF8566 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the $1: 2$ drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 . This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

## Input bank selector

The input bank selector loads display data into the display RAM according to the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in $1: 2$ drive mode by using the BANK SELECT command. The input bank selector functions independently of the output bank selector.

## Blinker

The display blinking capabilities of the PCF8566 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.
An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1:2 LCD drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.
In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit $E$ at the required rate using the MODE SET command.

Table 4 Blinking frequencies

| blinking mode | normal operating <br> mode ratio | power-saving <br> mode ratio | nominal blinking frequency <br> $f_{\text {blink (Hz) }}$ |
| :--- | :--- | :--- | :--- |
| off | - | - | blinking off |
| 2 Hz | $\mathrm{f}_{\mathrm{CLK}} / 92160$ | $\mathrm{f}^{\mathrm{f}} \mathrm{fLK} / 15360$ | 2 |
| 1 Hz | $\mathrm{f}_{\mathrm{CLK}} / 184320$ | $\mathrm{f}_{\mathrm{CLK}} / 30720$ | 1 |
| $0,5 \mathrm{~Hz}$ | $\mathrm{f}_{\mathrm{CLK}} / 368640$ | $\mathrm{f}_{\mathrm{CLK}} / 61440$ | 0,5 |

## CHARACTERISTICS OF THE $I^{2} \mathrm{C}$ BUS

The $I^{2} \mathrm{C}$ bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 11 Bit transfer.
Start and stop conditions
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 12 Definition of start and stop conditions.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is a "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 13 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 14 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$ bus.

## PCF8566 $I^{2} \mathrm{C}$ bus controller

The PCF8566 acts as an $I^{2} \mathrm{C}$ slave receiver. It does not initiate $I^{2} \mathrm{C}$ bus transfers or transmit data to an $1^{2} \mathrm{C}$ master receiver. The only data output from the PCF8566 are the acknowledge signals of the selected devices. Device selection depends on the $I^{2} \mathrm{C}$ bus slave address, on the transferred command data and on the hardware subaddress.
In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally left opencircuit or tied to $V_{S S}$ which defines the hardware subaddress 0 . In multiple device applications $A 0, A 1$ and $A 2$ are left open-circuit or tied to $V_{S S}$ or $V_{D D}$ according to a binary coding scheme such that no two devices with a common $I^{2} \mathrm{C}$ slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8566 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8566 forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the $I^{2} \mathrm{C}$ bus and serves to slow down fast transmitters. Data loss does not occur.

## Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## $1^{2} \mathrm{C}$ bus protocol

Two $I^{2} \mathrm{C}$ bus slave addresses ( 0111110 and 0111111 ) are reserved for PCF8566. The least-significant bit of the slave address that a PCF8566 will respond to is defined by the level tied at its input SAO (pin 10). Therefore, two types of PCF8566 can be distinguished on the same $I^{2} \mathrm{C}$ bus which allows:
(a) up to 16 PC.F8566s on the same $I^{2} \mathrm{C}$ bus for very large LCD applications;
(b) the use of two types of LCD multiplex on the same $I^{2} \mathrm{C}$ bus.

The $I^{2} \mathrm{C}$ bus protocol is shown in Fig. 15. The sequence is initiated with a start condition ( S ) from the $1^{2} \mathrm{C}$ bus master which is followed by one of the two PCF 8566 slave addresses available. All PCF8566s with the corresponding SAO level acknowledge in parallel the slave address but all PCF8566s with the alternative SAO level ignore the whole $I^{2} \mathrm{C}$ bus transfer. After acknowledgement, one or more command bytes ( m ) follow which define the status of the addressed PCF8566s. The last command byte is tagged with a cleared most-significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8566s on the bus.
After the last command byte, a series of display data bytes ( n ) may follow. These display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data are directed to the intended PCF8566 device. The acknowledgement after each byte is made only by the (A0, A1, A2) addressed PCF 8566. After the last display byte, the $I^{2} \mathrm{C}$ bus master issues a stop condition (P).


Fig. $15 I^{2} \mathrm{C}$ bus protocol.

## Command decoder

The command decoder identifies command bytes that arrive on the $I^{2} \mathrm{C}$ bus. All available commands carry a continuation bit C in their most-significant bit position (Fig. 16). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If the bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.


7291471

Fig. 16 General format of command byte.
The five commands available to the PCF8566 are defined in Table 5.

Command decoder (continued)
Table 5 Definition of PCF8566 commands



## Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8566 and coordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

## Cascaded operation

In large display configurations, up to 16 PCF8566s can be distinguished on the same $I^{2} \mathrm{C}$ bus by using the 3 -bit hardware subaddress (A0, A1, A2) and the programmable $I^{2} \mathrm{C}$ slave address (SA0). It is aiso possible to cascade up to 16 PCF8566s. When cascaded, several PCF8566s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is costeffective in large LCD applications since the backplane outputs of only one device need to be throughplated to the backplane electrodes of the display. The other PCF8566s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig. 17).
The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8566s. This synchronization is guaranteed after the power-on reset. The only time that $\bar{S} \overline{Y N C}$ is likely to be needed is if synchronization is accidently lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8566s with differing SAO levels are cascaded). $\overline{\text { SYNC }}$ is organized as an input/output pin; the output section being realized as an open-drain driver with an initernal pull-up resistor. A PCF 8566 asserts the $\overline{\text { SYNC }}$ line at the onset of its last active backplane signal and monitors the $\overline{S Y N C}$ line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8566 to assert $\overline{S Y N C}$. The timing relationships between the backplane waveforms and the $\overline{S Y} \overline{N C}$ signal for the various drive modes of the PCF8576 are shown in Fig. 18. The waveforms are identical with the parent device PCF8576. Casadability between PCF8566s and PCF8576s is possible, giving cost effective LCD applications.


Fig. 17 Cascaded PCF8566 configuration.


Fig. 18 Synchronization of the cascade for the various PCF8566 drive modes.

For single plane wiring of PCF8566s, see section "APPLICATION INFORMATION".

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


## Note

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handiing MOS devices').

## DC CHARACTERISTICS

$V_{S S}=0 V_{i} V_{D D}=2,5$ to $6 V_{i} V_{L C D}=V_{D D}-2,5$ to $V_{D D}-6 \mathrm{~V}$;
$T_{\text {amb }}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage | VDD | 2,5 | - | 6 | V |
| LCD supply voltage | $V_{\text {LCD }}$ | VDD -6 | - | VDD -2,5 | V |
| Operating supply current (normal mode) at $\mathrm{f}_{\mathrm{CLK}}$ $=200 \mathrm{kHz}$ (note 1) | IDD | - | 30 | 90 | $\mu \mathrm{A}$ |
| Power-saving mode supply current at $V_{D D}=3,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; ${ }^{\mathrm{f}} \mathrm{CLK}=35 \mathrm{kHz} ; \mathrm{AO}, \mathrm{A} 1$ and A 2 tied to $\mathrm{V}_{\mathrm{SS}}$ (note 1) | 1 L P | - | 15 | 40 | $\mu \mathrm{A}$ |



AC CHARACTERISTICS (note 5)
$V_{S S}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2,5$ to $6 \mathrm{~V} \mathrm{~V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-2,5$ to $\mathrm{V}_{\mathrm{DD}}-6 \mathrm{~V}$;
$\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator frequency (normal mode) at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (note 6) | ${ }^{\text {f CLK }}$ | 125 | 200 | 315 | kHz |
| Oscillator frequency (power-saving mode) at $\mathrm{V}_{\mathrm{DD}}=3,5 \mathrm{~V}$ | ${ }^{\text {f CLKLP }}$ | 21 | 31 | 48 | kHz |
| CLK HIGH time | ${ }^{\text {t CLKH }}$ | 1 | - | - | $\mu \mathrm{S}$ |
| CLK LOW time | ${ }^{\text {t CLKL }}$ | 1 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { SYNC }}$ propagation delay | tPSYNC | - | - | 400 | ns |
| $\overline{\text { SYNC LOW time }}$ | ${ }^{\text {t SYNCL }}$ | 1 | - | - | $\mu \mathrm{s}$ |
| Driver delays with test loads at $V_{L C D}=V_{D D}-5 \mathrm{~V}$ | tPL.CD | - | - | 30 | $\mu \mathrm{S}$ |
| $\mathrm{I}^{2} \mathrm{C}$ bus |  |  |  |  |  |
| Bus free time | ${ }^{\text {t }}$ BUF | 4,7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | thD; STA | 4 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | t LOW | 4,7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | ${ }_{\text {thigh }}$ | 4 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time (repeated start code only) | tSU; STA | 4,7 | - | - | $\mu \mathrm{s}$ |
| Data hold time | thD; DAT | 0 | - | - | $\mu \mathrm{s}$ |
| Data set-up time | tSU; DAT | 250 | - | - | ns |
| Rise time | $\mathrm{tr}_{r}$ | - | - | 1 | $\mu \mathrm{s}$ |
| Fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 300 | ns |
| Stop condition set-up time | tsu; STO | 4,7 | - | - | $\mu \mathrm{S}$ |

## Notes to characteristics

1. Outputs open; inputs at $\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\mathrm{DD}}$; external clock with $50 \%$ duty factor; $1^{2} \mathrm{C}$ bus inactive.
2. Resets all logic when $V_{D D}<V_{\text {REF }}$.
3. Periodically sampled, not $100 \%$ tested.
4. Outputs measured one at a time.
5. All timing values referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{D D}$.
6. At $\mathrm{f}_{\mathrm{CLK}}<125 \mathrm{kHz}, \mathrm{I}^{2} \mathrm{C}$ bus maximum transmission speed is derated.


Fig. 19 Test loads.


Fig. 20 Driver timing waveforms.


Fig. $21 \quad 1^{2} \mathrm{C}$ bus timing waveforms.


Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

(a) Normal mode; $\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; external clock $=200 \mathrm{kHz}$.

(b) Low power mode; $\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; external clock $=35 \mathrm{kHz}$.

Fig. 22 Typical supply current characteristics.

(a) Backplane output impedance BPO to BP 3 ( $\mathrm{R}_{\mathrm{BP}}$ ); $V_{D D}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$.

(b) Segment output impedance S 0 to S 23 ( $\mathrm{R}_{\mathrm{S}}$ ); $V_{D D}=5 \mathrm{~V}$.

Fig. 23 Typical characteristics of LCD outputs.
APPLICATION INFORMATION

SLNヨW93S
Fig. 24 Single plane wiring of packaged PCF8566s.

Bus

## 128 X 8-BIT/256 X 8-BIT STATIC RAMS WITH I ${ }^{2} \mathrm{C}$-BUS INTERFACE

## GENERAL DESCRIPTION

The PCF8570, PCF8570C and PCF8571 are low-power static CMOS RAMs. The PCF8570 and PCF8570C are organized as 256 words by 8 -bits and the PCF8571 is organized as 128 words by 8 -bits. Addresses and data are transferred serially via a two-line bidirectional bus $\left(1^{2} \mathrm{C}\right)$. The built-in word address register is incremented automatically after each written or read data byte. Three address pins A0, A1 and A2 are used for hardware address, allowing the use of up to eight devices connected to the bus without additional hardware. For system expansion over 8 devices the PCF8570/71 can be used in conjunction with the PCF8750C which has an alternative slave address for memory extension up to 16 devices.

## Features

- Operating supply voltage
- Low data retention voltage
- Low standby current
- Power saving mode
2.5 V to 6 V
min. 1.0 V
max. $15 \mu \mathrm{~A}$
typ. 50 nA
- Serial input/output bus ( $\left.{ }^{2}{ }^{2} \mathrm{C}\right)$
- Address by 3 hardware address pins
- Automatic word address incrementing
- 8-lead DIL package


## Applications

- Telephony
- Radio and television
- Video cassette recorder
- General purpose

RAM expansion for stored numbers in repertory dialling (e.g. PCD3343 applications) channel presets channel presets
RAM expansion for the microcontroller families MAB8400, PCF84CXX and most other microcontrollers


PINNING

| 1 to 3 | A0 to A2 | address inputs <br> 4 |
| :--- | :--- | :--- |
| VSS | negative supply <br> 5 | SDA |
| 6 | SCL | serial data line clock line$\quad 1^{2} \mathrm{C}$-bus |
| 7 | TEST | test input for test speed-up; must be connected to $V_{\text {SS }}$ when not in use <br> (power saving mode, see Figs 12 and 13) |
| 8 | VDD | positive supply |



Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | VDD | -0.8 | +8.0 | V |
| Input voltage range | $V_{1}$ | -0.8 | $V_{D D}+0.8$ | V |
| DC input current | $\pm 11$ | - | 10 | mA |
| DC output current | $\pm 10$ | - | 10 | mA |
| $\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ current | $\pm \mathrm{IDD}^{ \pm} \pm$ISS | - | 50 | mA |
| Total power dissipation | $\mathrm{P}_{\text {tot }}$ | - | 300 | mW |
| Power dissipation per output | Po | - | 50 | mW |
| Operating ambient temperature range | Tamb | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').


Purchase of Philips $1^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}$ | 2.5 | - | 6.0 | v |
| Supply current operating | $V_{I}=V_{D D} \text { or } v_{S S}$ |  | - | - | 200 |  |
|  |  |  |  |  |  |  |
| ndby | $\mathrm{f}_{\text {SCL }}=0 \mathrm{~Hz}$ | IDDO | - | - | 15 | $\mu \mathrm{A}$ |
|  | $\mathrm{T}_{\text {amb }}=-25$ to $+70^{\circ} \mathrm{C}$ | IDDO | - | - | 5 | $\mu \mathrm{A}$ |
| Power-on reset level | note 1 | VPOR | 1.5 | 1.9 | 2.3 | $\checkmark$ |
| Inputs, input/output SDA |  |  |  |  |  |  |
| Input voltage LOW | note 2 | $V_{\text {IL }}$ | -0.8 | - | 0.3 $V_{\text {DD }}$ | $v$ |
| Input voltage HIGH | note 2 | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $\mathrm{V}_{\text {DD }}+0.8$ | V |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | IOL | 3 | - | - | mA |
| Leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | \|l| | - | - | 1 | $\mu \mathrm{A}$ |
| Inputs A0 to A2; TEST |  |  |  |  |  |  |
| Input leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | $\pm \mathrm{ILI}$ | - | - | 250 | nA |
| Inputs SCL; SDA |  |  |  |  |  |  |
| Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | $\mathrm{Cl}_{1}$ | - | - | 7 | pF |
| LOW $\mathrm{V}_{\text {DD }}$ data retention |  |  |  |  |  |  |
| Supply voltage for data retention |  | VDDR | 1 | - | 6 | V |
| Supply current | $V_{\text {DDR }}=1 \mathrm{~V}$ | IDDR | - | - | 5 | $\mu \mathrm{A}$ |
| Supply current | $\begin{aligned} & \mathrm{V}_{\mathrm{DDR}}=1 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=-25 \text { to }+70 \mathrm{o}^{\mathrm{C}} \end{aligned}$ | IDDR | - | - | 2 | $\mu \mathrm{A}$ |
| Power saving mode | see Figs 12 and 13 |  |  |  |  |  |
| Supply current | $\begin{aligned} & \text { TEST }=V_{D D} ; \\ & T_{\text {amb }}=25{ }^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |
| PCF8570/PCF8570C |  | IDDR | - | 50 | 400 | nA |
| PCF8571 |  | IDDR | - | 50 | 200 | nA |
| Recovery time |  | thD2 | - | 50 | - | $\mu \mathrm{s}$ |

Notes to the characteristics

1. The power-on reset circuit resets the $\mathrm{I}^{2} \mathrm{C}$-bus logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {POR }}$. The status of the device after a power-on reset condition can be tested by sending the slave address and testing the acknowledge bit.
2. If the input voltages are a diode voltage above or below the supply voltage $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ an input current will flow: this current must not exceed $\pm 0.5 \mathrm{~mA}$.

## CHARACTERISTICS OF THE I2C-BUS

The $I^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 3 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 4 Definition of start and stop conditions.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 5 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 6 Acknowledgement on the $I^{2} \mathrm{C}$-bus.

## Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $V_{\text {IL }}$ and $V_{\text {IH }}$ with an input voltage swing of $V_{\text {SS }}$ to $V_{D D}$.

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SCL clock frequency | fSCL | - | - | 100 | kHz |
| Tolerable spike width on bus | tSW | - | - | 100 | ns |
| Bus free time | tBUF | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time | tSU;STA | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | tHD;STA | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | tLOW | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | tHIGH | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 1.0 | $\mu \mathrm{~s}$ |
| SCL and SDA fall time | tf | - | - | 0.3 | $\mu \mathrm{~s}$ |
| Data set-up time | tSU; DAT | 250 | - | - | ns |
| Data hold time | thD; DAT | 0 | - | - | ns |
| SCL LOW to data out valid | tVD; DAT | - | - | 3.4 | $\mu \mathrm{~s}$ |
| Stop condition set-up time | tSU; STO | 4.0 | - | - | $\mu \mathrm{s}$ |

PROTOCOL

|  | START | BIT 7 | BIT 6 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | MSB |  |  |  |
| CONDITION | (A7) | (A6) |  |  |


| BIT 0 | ACKNOW- | STOP |  |
| :--- | :--- | :--- | :--- |
| LSB | LEDGE | CONDITION |  |
| (R/W) | (A) | (P) |  |



Fig. $7 I^{2}$ C-bus timing diagram.

## Bus protocol

Before any data is transmitted on the $1^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure. The $\mathrm{I}^{2} \mathrm{C}$-bus configuration for different PCF8570/PCF8570C/PCF8571 READ and WRITE cycles is shown in Fig.8.


Fig.8(a) Master transmits to slave receiver (WRITE mode).


Fig.8(b) Master reads after setting word address
(WRITE word address; READ data).


Fig.8(c) Master reads slave immediately after first byte (READ mode).

## APPLICATION INFORMATION

The PCF8570/PCF8571 slave address has a fixed combination 1010 as group 1 , whie group 2 is fully programmable (see Fig.9). The PCF8570C has slave address 1011 as group 1 , while group 2 is fully programmable (see Fig.10).


Fig. 9 PCF8570 and PCF8571 address.


Fig. 10 PCF8570C address.

## Note

A0, A1, and A2 inputs must be connected to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ but not left open-circuit.


It is recommended that a $4.7 \mu \mathrm{~F} / 10 \mathrm{~V}$ soiid aluminium capacitor (SAL) be connected between $V_{D D}$ and $V_{\text {SS }}$.

Fig. 11 Application diagram.

## POWER SAVING MODE

With the condition TEST = VDD or VDDR the PCF8570/PCF8570C/PCF8571 goes into the power saving mode and $\mathrm{I}^{2} \mathrm{C}$-bus logic is reset.

(1) Power saving mode without 5 V supply voltage.
(2) Power saving mode with 5 V supply voltage.
(3) $\mathrm{t}_{\mathrm{SU}}$ and $\mathrm{t}_{\mathrm{HD}} \geqslant 4 \mu \mathrm{~s}$ and $\mathrm{t}_{\mathrm{HD} 2} \geqslant 50 \mu \mathrm{~s}$.

Fig. 12 Timing for power saving mode.

(1) In the operating mode TEST $=0$; In the power saving mode TEST $=V_{\text {DDR }}$.

It is recommended that a $4.7 \mu \mathrm{~F} / 10 \mathrm{~V}$ solid aluminium capacitor (SAL) be connected between VDD and $\mathrm{V}_{\mathrm{SS}}$.

Fig. 13 Application example for power saving mode.

## CLOCK/CALENDAR WITH SERIAL I/O

## GENERAL DESCRIPTION

The PCF8573 is a low threshold, CMOS circuit that functions as a real time clock/calendar with an $1^{2} \mathrm{C}$-bus interface.
The IC incorporates an addressable time counter and an addressable alarm register for minutes, hours, days and months. Three special control/status flags, COMP, POWF and NODA, are also available. Information is transferred via a serial two-line bidirectional bus ( $I^{2} \mathrm{C}$ ). Back-up for the clock during supply interruptions is provided by a 1.2 V nickel cadium battery. The time base is generated from a 32.768 kHz crystal-controlled oscillator.

## Features

- Serial input/output $I^{2} \mathrm{C}$-bus interface for minutes, hours, days and months
- Additional pulse outputs for seconds and minutes
- Alarm register for presetting a time for alarm or remote switching functions
- Battery back-up for clock function during supply interruption
- Crystal oscillator control ( 32.768 kHz )


## QUICK REFERENCE DATA

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage range |  |  |  |  |  |
| $\quad$ clock (pin 16 to pin 15) | VDD-V SS1 $^{2}$ | 1.1 | - | 6.0 | V |
| $\mathrm{I}^{2} \mathrm{C}$ interface (pin 16 to pin 8) | VDD-V $_{\text {SS2 }}$ | 2.5 | - | 6.0 | V |
| Crystal oscillator frequency | fosc | - | 32.768 | - | kHz |

## PACKAGE OUTLINES

PCF8573P: 16-lead DIL; plastic (SOT38).
PCF8573T: 16-lead mini-pack; plastic (SO16L; SOT162A).


Fig. 1 Block diagram.


Fig. 2 Pinning diagram.

## PINNING

| 1 | AO |
| :--- | :--- |
| 2 | A1 |
| 3 | COMP |
| 4 | SDA |
| 5 | SCL |
| 6 | EXTPF |
| 7 | PFIN |
| 8 | VSS2 |
| 9 | MIN |
| 10 | SEC |
| 11 | FSET |
| 12 | TEST |
|  |  |
| 13 | OSCI |
| 14 | OSCO |
| 15 | VSS1 |
| 16 | VDD |

address input address input comparator output serial data line serial clock line ( $1^{2} \mathrm{C}$-bus enable power fail flag input power fail flag input negative supply $2\left(I^{2} \mathrm{C}\right.$ interface) one pulse per minute output one pulse per second output oscillator tuning output test input; must be connected to $\mathrm{V}_{\mathrm{SS} 2}$ when not in use oscillator input oscillator input/output negative supply 1 (clock) common positive supply

## FUNCTIONAL DESCRIPTION

## Oscillator

The PCF8573 has an integrated crystal-controlled oscillator which provides the timebase for the prescaler. The frequency is determined by a single 32.768 kHz crystal connected between OSCI and OSCO. A trimmer is connected between OSCI and $V_{\text {DD }}$.

## Prescaler and time counter

The prescaler provides a 128 Hz signal at the FSET output for fine adjustment of the crystal oscillator without loading it. The prescaler also generates a pulse once a second to advance the seconds counter. The carry of the prescaler and the seconds counter are available at the outputs SEC, MIN respectively, and are also readable via the $\mathrm{I}^{2} \mathrm{C}$-bus. The mark-to-space ratio of both signals is $1: 1$. The time counter is advanced one count by the falling edge of output signal MIN. A transition from HIGH-to-LOW of output signal SEC triggers MIN to change state. The time counter counts minutes, hours, days and months, and provides a full calendar function which needs to be corrected once every four years. Cycle lengths are shown in Table 1.

Table 1 Cycle length of the time counter

| unit | number <br> of bits | counting <br> cycle | carry for <br> following <br> unit | content of <br> month <br> counter |
| :--- | :--- | :--- | :--- | :--- |
| minutes | 7 | 00 to 59 | $59 \longrightarrow 00$ |  |
| hours | 6 | 00 to 23 | $23 \longrightarrow 00$ |  |
| days | 6 | 01 to 28 | $28 \longrightarrow 01$ | 2 (note 1) |
|  |  | 01 to 30 | or $29 \longrightarrow 01$ | 2 (note 1) |
|  |  | 01 to 31 | $30 \longrightarrow 01$ | $4,6,9,11$ |
| months | 5 | 01 to 12 | $12 \longrightarrow 01$ | $1,3,5,7,8,10,12$ |

## Note to Table 1

1. Day counter may be set to 29 by a write transmission with EXECUTE ADDRESS.

## Alarm register

The alarm register is a 24 -bit memory. It stores the time-point for the next setting of the status flag COMP. Details of writing and reading of the alarm register are included in the description of the characteristics of the $I^{2} \mathrm{C}$-bus.

## Comparator

The comparator compares the contents of the alarm register and the time counter, each with a length of 24 bits. When these contents are equal the flag COMP will be set 4 ms after the falling edge of MIN. This set condition occurs once at the beginning of each minute. This information is latched, but can be cleared by an instruction via the $I^{2} \mathrm{C}$-bus. A clear instruction may be transmitted immediately after the flag is set and will be executed. Flag COMP information is also available at the output COMP. The comparison may be based upon hours and minutes only if the internal flag NODA (no date) is set. Flag NODA can be set and cleared by separate instructions via the $\mathrm{I}^{2} \mathrm{C}$-bus, but it is undefined until the first set or clear instruction has been received. Both COMP and NODA flags are readable via the $I^{2} \mathrm{C}$-bus.

## FUNCTIONAL DESCRIPTION (continued)

## Power on/power fail detection

If the voltage $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}$ falls below a certain value the operation of the clock becomes undefined. Thus a warning signal is required to indicate that faultless operation of the clock is not guaranteed. This information is latched in a flag called POWF (Power Fail) and remains latched after restoration of the correct supply voltage until a write procedure with EXECUTE ADDRESS has been received. The flag POWF can be set by an internally generated power fail level-discriminator signal for application with ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}$ ) greater than $\mathrm{V}_{\mathrm{TH}}$, or by an externally generated power fail signal for application with ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}$ ) less than $\mathrm{V}_{\mathrm{TH} 1}$. The external signal must be applied to the input PFIN. The input stage operates with signals of any slow rise and fall times. Internally or externally controlled POWF can be selected by input EXTPF as shown in Table 2.

Table 2 Power fail selection

| EXTPF | PFIN | function |
| :---: | :---: | :--- |
| 0 | 0 | power fail is sensed internally |
| 0 | 1 | test mode |
| 1 | 0 | power fail is sensed externally |
| 1 | 1 | no power fail sensed |

## 0 : connected to $\mathrm{V}_{\mathrm{SS} 1}$ (LOW) <br> 1 : connected to $\mathrm{V}_{\mathrm{DD}}$ (HIGH)

The external power fail control operates by absence of the $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 2}$ supply. Therefore the input levels applied to PFIN and EXTPF must be within the range of $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS1 }}$. A LOW level at PFIN indicates a power fail. POWF is readable via the $I^{2} \mathrm{C}$-bus. A power on reset for the $I^{2} \mathrm{C}$-bus control is generated on-chip when the supply voltage $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 2}$ is less than $\mathrm{V}_{\mathrm{TH} 2}$.

## Interface level shifters

The level shifters adjust the 5 V operating voltage ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 2}$ ) of the microcontroller to the internal supply voltage ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}$ ) of the clock/calendar. The oscillator and counter are not influenced by the $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 2}$ supply voltage. If the voltage $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ is absent $\left(\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SS} 2}\right)$ the output signal of the level shifter is HIGH because $V_{D D}$ is the common node of the $V_{D D}-V_{S S 2}$ and the $V_{D D}-V_{S S 1}$ supplies. Because the level shifters invert the input signal, the internal circuit behaves as if a LOW signal is present on the inputs. FSET, SEC, MIN and COMP are CMOS push-pull output stages. The driving capability of these outputs is lost when the supply voltage $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}=0$.

## CHARACTERISTICS OF THE I ${ }^{2} \mathrm{C}$-BUS

The $I^{2} \mathrm{C}$-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer (see Fig.3)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 3 Bit transfer.

## Start and stop conditions (see Fig. 4)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 4 Definition of start and stop conditions.

## System configuration (see Fig.5)

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 5 System configuration.

## CHARACTERISTICS OF THE I²C-bus (continued)

## Acknowledge (see Fig.6)

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition. (See Fig. 10 and Fig.11).


Fig. 6 Acknowledgement on the $1^{2} \mathrm{C}$-bus.

## Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $V_{\text {IL }}$ and $V_{\text {IH }}$ with an input voltage swing of $V_{\text {SS }}$ to $V_{\text {DD }}$.

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SCL clock frequency | fSCL | - | - | 100 | kHz |
| Tolerable spike width on bus | tSW | - | - | 100 | ns |
| Bus free time | tBUF | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time | tSU; STA | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | tHD; STA | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | tLOW | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | tHIGH | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time | tr | tf | - | - | 1.0 |
| SCL and SDA fall time | ISU; DAT | - | - | 0.3 | $\mu \mathrm{~S}$ |
| Data set-up time | tHD; DAT | 0 | - | - | ns |
| Data hold time | tVD; DAT | - | - | - | ns |
| SCL LOW to data out valid | tSU; STO | 4.0 | - | 3.4 | $\mu \mathrm{~s}$ |
| Stop condition set-up time |  | - | - | $\mu \mathrm{s}$ |  |

PROTOCOL

|  | START | BIT 7 <br> MSB <br> CONDITION <br> $(S)$ | BIT 6 <br> (A7) | (A6) |
| :--- | :--- | :--- | :--- | :--- |


| BIT 0 | ACKNOW- | STOP |  |
| :--- | :--- | :--- | :--- |
| LSB | LEDGE | CONDITION |  |
| (R/W) | (A) | $(P)$ |  |

SCL
SL

SDA
7281193.2


Fig. $71^{2}$ C-bus timing diagram.

## ADDRESSING

Before any data is transmitted on the $\mathrm{I}^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

## Slave address

The clock/calendar acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line. The clock calendar slave address is shown in Fig. 8.


Fig. 8 Slave address.
The subaddress bits A0 and A1 correspond to the two hardware address pins A0 and A1 which allows the device to have 1 of 4 different addresses.

## Clock/calendar READ/WRITE cycles

The $I^{2} \mathrm{C}$-bus configuration for different clock/calendar READ and WRITE cycles is shown in Figs 9, 10 and 11.


Fig. 9 Master transmitter transmits to clock/calendar slave receiver.
The write cycle is used to set the time counter, the alarm register and the flags. The transmission of the clock/calendar address is followed by the MODE-POINTER-WORD which contains a CONTROL-nibble (Table 3) and an ADDRESS-nibble (Table 4). The ADDRESS-nible is valid only if the preceding CONTROL-nibble is set to EXECUTE ADDRESS. The third transmitted word contains the data to be written into the time counter or alarm register.

Table 3 CONTROL-nibble

|  | C2 | C1 | C0 | function |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | execute address |
| 0 | 0 | 0 | 1 | read control/status flags |
| 0 | 0 | 1 | 0 | reset prescaler, including seconds counter; without carry for minute counter |
| 0 | 0 | 1 | 1 | time adjust, with carry for minute counter (see note) |
| 0 | 1 | 0 | 0 | reset NODA flag |
| 0 | 1 | 0 | 1 | set NODA flag |
| 0 | 1 | 1 | 0 | reset COMP flag |

## Note

If the seconds counter is below 30 there is no carry. This causes a time adjustment of max. $\mathbf{- 3 0} \mathbf{~ s . ~}$ From the count 30 there is a carry which adjusts the time by max. +30 s .

Table 4 ADDRESS-nibble

|  | B2 | B1 | B0 | addressed to: |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | time counter hours |
| 0 | 0 | 0 | 1 | time counter minutes |
| 0 | 0 | 1 | 0 | time counter days |
| 0 | 0 | 1 | 1 | time counter months |
| 0 | 1 | 0 | 0 | alarm register hours |
| 0 | 1 | 0 | 1 | alarm register minutes |
| 0 | 1 | 1 | 0 | alarm register days |
| 0 | 1 | 1 | 1 | alarm register months |

At the end of each data word the address bits B1, B0 will be incremented automatically provided the preceding CONTROL-nibble is set to EXECUTE ADDRESS. There is no carry to B2.
Table 5 shows the placement of the BCD upper and lower digits in the DATA byte for writing into the addressed part of the time counter and alarm register respectively.

Table 5 Placement of BCD digits in the DATA byte

| MSB |  |  |  |  |  | DATA |  |  |  | LSB |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| upper digit |  |  |  | lower digit |  |  |  |  |  |  |  |  |
| UD | UC | UB | UA | LD | LC | LB | LA | addressed to: |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| X | X | D | D | D | D | D | D | hours |  |  |  |  |
| X | D | D | D | D | D | D | D | minutes |  |  |  |  |
| X | X | D | D | D | D | D | D | days |  |  |  |  |
| X | X | X | D | D | D | D | D | months |  |  |  |  |

## Where:

" X " is the don't care bit
" $D$ " is the data bit
Acknowledgement response of the clock calendar as slave receiver is shown in Table 6.

ADDRESSING (continued)
Table 6 Slave receiver acknowledgement

| mode pointer |  |  |  |  |  |  |  | acknowledge on byte |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | address | mode pointer | data |
|  | C2 | C1 | CO |  | B2 | B1 | B0 |  |  |  |
| 0 | 0 | 0 | 0 | 0 | X | x | x | yes | yes | yes |
| 0 | 0 | 0 | 0 | 1 | X | X | X | yes | no | no |
| 0 | 0 | 0 | 1 | X | X | X | X | yes | yes | no |
| 0 | 0 | 1 | 0 | X | X | X | X | yes | yes | no |
| 0 | 0 | 1 | 1 | X | X | X | X | yes | yes | no |
| 0 | 1 | 0 | 0 | X | X | X | X | yes | yes | no |
| 0 | 1 | 0 | 1 | X | X | X | X | yes | yes | no |
| 0 | 1 | 1 | 0 | X | X | X | X | yes | yes | no |
| 0 | 1 | 1 | 1 | X | X | X | X | yes | no | no |
| 1 | X | X | X | X | X | X | X | yes | no | no |

## Where:

" X " is the don't care bit.
Table 7 Organization of the BCD digits in the DATA byte

| MSB |  |  | DATA |  |  |  | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| upper digit |  |  |  | lower digit |  |  |  |  |
| UD | UC | UB | UA | LD | LC | LB | LA | addressed to |
| 0 | 0 | D | D | D | D | D | D | hours |
| 0 | D | D | D | D | D | D | D | minutes |
| 0 | 0 | D | D | D | D | D | D | days |
| 0 | 0 | 0 | D | D | D | D | D | months |
| 0 | 0 | 0 | * | ** | NODA | COMP | POWF | control/status flags |

## Where:

" $D$ " is the data bit

* $=$ minutes
** $=$ seconds.

(1) The master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave.
Fig. 10 Master transmitter reads clock/calendar after setting mode pointer.
To read the addressed part of the time counter and alarm register, plus information from specified control/status flags, the $B C D$ digits in the DATA byte are organized as shown in Table 7.

(1) The master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave.
Fig. 11 Master reads clock/calendar immediately after first byte.
The status of the MODE-POINTER-WORD concerning the CONTROL-nibble remains unchanged until a write to MODE POINTER condition occurs.


## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | condition | symbol | min . | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range pin 16 to pin 15 pin 16 to pin 8 |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}} 1 \\ & \mathrm{~V}_{\mathrm{DD}} \mathrm{~V} \mathrm{SS} 2 \end{aligned}$ | $\begin{aligned} & -0.3 \\ & -0.3 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Voltage input pins 4 and 5 pins 6, 7, 13 and 14 any other pin | note 1 | $\begin{aligned} & V_{1} \\ & V_{1} \\ & V_{1} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS} 2-0.8} \\ & \mathrm{~V}_{\mathrm{SS} 1-0.6} \\ & \mathrm{~V}_{\mathrm{SS} 2-0.6} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}+0.8 \\ & \mathrm{~V}_{\mathrm{DD}}+0.6 \\ & \mathrm{~V}_{\mathrm{DD}}+0.6 \end{aligned}$ | V V V |
| Input current |  | 11 | - | 10 | mA |
| Output current |  | 10 | - | 10 | mA |
| Power dissipation per output |  | Po | - | 100 | mW |
| Total power dissipation |  | $\mathrm{P}_{\text {tot }}$ | - | 200 | mW |
| Operating ambient temperature range |  | Tamb | -40 | + 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |

## Note to the Ratings

1. With input impedance of minimum $500 \Omega$.

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS} 2}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified. Typical values at $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$


CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output SDA <br> ( n channel open drain) <br> Output "ON" | $\begin{aligned} & I_{0}=3 \mathrm{~mA} ; \\ & V_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 2}=2.5 \text { to } \\ & \text { to } 6 \mathrm{~V} \end{aligned}$ | VOL | - | - | 0.4 | V |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Leakage current | $\begin{aligned} & V_{D D}-V_{S S 2}=6 \mathrm{~V} ; \\ & V_{O}=6 \mathrm{~V} \end{aligned}$ | IIL | - | - | 1 | $\mu \mathrm{A}$ |
| Outputs | $\begin{aligned} & V_{D D}-V_{S S 2}=2.5 \mathrm{~V} ; \\ & I_{O}=0.3 \mathrm{~mA} \\ & V_{D D}-V_{S S 2}=4 \text { to } 6 \mathrm{~V} ; \\ & 1 O=1.6 \mathrm{~mA} \\ & V_{D D}-V_{S S 2}=2.5 \mathrm{~V} ; \\ & -1 O=0.1 \mathrm{~mA} \\ & V_{D D}-V_{S S 2}=4 \text { to } 6 \mathrm{~V} ; \\ & -I_{O}=0.5 \mathrm{~mA} \end{aligned}$ | VOL |  |  |  |  |
| Outputs SEC, MIN, COMP, FSET (normal buffer outputs) |  |  |  |  |  |  |
| Output voltage LOW |  |  | - | - | 0.4 | V |
|  |  | VOL | - | - | 0.4 | V |
| Output voltage HIGH |  | $\mathrm{V}_{\mathrm{OH}}$ | VDD-0.4 | - | - | V |
|  |  | VOH | VDD-0.4 | - | - | V |
| Internal threshold voltage |  |  |  |  |  |  |
| Power failure detection |  | $\mathrm{V}_{\text {TH1 }}$ | 1 | 1.2 | 1.4 | V |
| Power "ON" reset |  | $\mathrm{V}_{\text {TH2 }}$ | 1.5 | 2.0 | 2.5 | v |
| Rise and fall times of input signals |  |  |  |  |  |  |
| Input EXTPF |  | $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}^{\text {f }}$ | - | - | 1 | $\mu \mathrm{S}$ |
| Input PFIN |  | $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\mathrm{f}}$ | - | - | $\infty$ | $\mu \mathrm{s}$ |
| Input signals except EXTPF and PFIN between $V_{\text {IL }}$ and $\mathrm{V}_{\mathrm{IH}}$ levels |  |  |  |  |  |  |
| rise time |  | $\mathrm{tr}_{r}$ | - | - | 1 | $\mu \mathrm{s}$ |
| fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | - | 0.3 | $\mu \mathrm{s}$ |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator |  |  |  |  |  |  |
| Integrated oscillator capacitance |  | COUT | - | 40 | - | pF |
| Oscillator feedback resistance |  | $R_{f}$ | - |  | - | M $\Omega$ |
| Oscillator stability | $\begin{aligned} & \Delta\left(V_{D D}-V_{S S 1}\right) \\ & =100 \mathrm{mV} ; \text { at } \end{aligned}$ |  |  |  |  |  |
|  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}=1.55 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25{ }^{\circ} \mathrm{C} \end{aligned}$ | f/fosc | - | $2 \times 10^{-7}$ | - | - |
| Quartz crystal parameters | $\mathrm{f}=32.768 \mathrm{kHz}$ |  |  |  |  |  |
| Series resistance |  | $\mathrm{R}_{\mathrm{S}}$ | - | - | 40 | $k \Omega$ |
| Parallel capacitance |  | $C_{L}$ | - | 10 | - | pF |
| Trimmer capacitance |  | $\mathrm{C}_{\text {T }}$ | 5 | - | 25 | pF |

## APPLICATION INFORMATION



Fig. 12 Application example of the PCF8573 clock/calendar.


Fig. 13 Application example of the PCF8573 with common $\mathrm{V}_{\text {SS1 }}$ and $\mathrm{V}_{\mathrm{SS} 2}$ supply.


Fig. 14 Typical supply current ( ${ }^{-I} \mathrm{SS} 1$ ) as a function of clock supply voltage ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS} 1}$ ) at $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85{ }^{\circ} \mathrm{C}$.


Purchase of Philips' $1^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

PCF8574

## REMOTE 8-BIT I/O EXPANDER FOR ${ }^{2} \mathrm{C}$-BUS

## GENERAL DESCRIPTION

The PCF8574 is a single-chip silicon gate CMOS circuit. It provides remote I/O expansion for the MAB8400 and PCF84CXX microcontroller families via the two-line serial bidirectional bus ( $\left.1^{2} \mathrm{C}\right)$. It can also interface microcomputers without a serial interface to the $\mathbf{I}^{2} \mathrm{C}$-bus (as a slave function only). The device consists of an 8-bit quasi-bidirectional port and an $1^{2} \mathrm{C}$ interface.
The PCF8574 has low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which is connected to the interrupt logic of the microcomputer on the $I^{2} \mathrm{C}$-bus. By sending an interrupt signal on this line, the remote $\mathrm{I} / \mathrm{O}$ can inform the microcomputer if there is incoming data on its ports without having to communicate via the $1^{2} \mathrm{C}$-bus. This means that the PCF8574 can remain a simple slave device.
The PCF8574 and the PCF8574A versions differ only in their slave address as shown in Fig.9.

## Features

- Operating supply voltage

2.5 V to 6 V

- Low stand-by current consumption
- Bidirectional expander
- Open drain interrupt output
- 8-bit remote I/O port for the $\mathrm{I}^{2} \mathrm{C}$-bus
- Peripheral for the MAB8400 and PCF84CXX microcontroller families
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)


Fig. 1 Block diagram.

## PACKAGE OUTLINES

PCF8574P, PCF8574AP: 16-lead DIL; plastic (SOT38).
PCF8574T, PCF8574AT: 16-lead mini-pack; plastic (SO16L; SOT162A).

## PINNING



Fig. 2 Pinning diagram.

| 1 to 3 | AO to A2 | address inputs |
| :--- | :--- | :--- |
| 4 to 7 | PO to P3 |  |
| 9 to 12 | P4 to P7 | 8-bit quasi-bidirectional I/O port |
| 8 | V SS | negative supply |
| 13 | $\frac{\text { INT }}{}$ | interrupt output |
| 14 | SCL | serial clock line |
| 15 | SDA | serial data line |
| 16 | VDD | positive supply |



Fig. 3 Simplified schematic diagram of each port.

## CHARACTERISTICS OF THE $I^{2} \mathrm{C}$-BUS

The $I^{2} \mathrm{C}$-bus is for 2 -way, 2 -line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 4 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 5 Definition of start and stop conditions.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 6 System configuration.

## CHARACTERISTICS OF THE I ${ }^{2}$ C-BUS (continued)

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 7 Acknowledgement on the $1^{2}$ C-bus.

## Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $V_{\text {IL }}$ and $V_{\text {IH }}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | ${ }^{\text {f }}$ SCL | - | - | 100 | kHz |
| Tolerable spike width on bus | ${ }^{\text {t }}$ S W | - | - | 100 | ns |
| Bus free time | $t_{\text {BUF }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time | ${ }^{\text {t SU; STA }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | tHD; STA | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | t Low | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | ${ }^{\text {t HIGH }}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCL and SDA fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 0.3 | $\mu \mathrm{s}$ |
| Data set-up time | ${ }^{\text {t }}$ SU; DAT | 250 | - | - | ns |
| Data hold time | thD; DAT | 0 | - | - | ns |
| SCL LOW to data out valid | ${ }^{\text {t }}$ VD; DAT | - | - | 3.4 | $\mu \mathrm{S}$ |
| Stop condition set-up time | ${ }^{\text {t }}$ SU; STO | 4.0 | - | - | $\mu \mathrm{s}$ |

PROTOCOL

|  | START <br> CONDITION <br> (S) | BIT 7 <br> MSB <br> (A7) | BIT 6 |  |
| :--- | :--- | :--- | :--- | :--- |
| (A6) |  |  |  |  |


| BIT 0 | ACKNOW- | STOP |  |
| :--- | :--- | :--- | :--- |
| LSB <br> $(R / W)$ | LEDGE | CONDITION |  |

SCL


Fig. $8 \quad 1^{2} \mathrm{C}$-bus timing diagram.
FUNCTIONAL DESCRIPTION
Addressing (see Figs 9, 10 and 11)

Each bit of the PCF8574 I/O port can be independently used as an input or an output. Input data is transferred from the port to the microcomputer by the READ mode. Output data is transmitted to the port by the WRITE mode.


Fig. 11 READ mode (input port).
A LOW-to-HIGH transition of SDA, while SCL is HIGH is defined as the stop condition ( P ). Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.

## Interrupt (see Figs 12 and 13)

The PCF8574/PCF8574A provides an open drain output ( $\overline{\mathrm{INT}}$ ) which can be fed to a corresponding input of the microcomputer. This gives these chips a type of master function which can initiate an action elsewhere in the system.


Fig. 12 Application of multiple PCF8574s with interrupt.
An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time $\mathrm{t}_{\mathrm{iv}}$ the signal $\overline{\mathrm{INT}}$ is valid.
Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.
Resetting occurs as follows:

- In the READ mode at the acknowledge bit after the rising edge of the SCL signal.
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal.

Each change of the ports after the resettings will be detected and after the next rising clock edge, will be transmitted as $\overline{\mathrm{INT}}$.
Reading from or writing to another device does not affect the interrupt circuit.


Fig. 13 Interrupt generated by a change of input to port P5.

## FUNCTIONAL DESCRIPTION (continued)

## Quasi-bidirectional I/O ports (see Fig.14)

A quasi-bidirectional port can be used as an input or output without the use of a control signal for data direction. At power-on the ports are HIGH. In this mode only a current source to $\mathrm{V}_{\mathrm{DD}}$ is active. An additional strong pull-up to $\mathrm{V}_{\mathrm{DD}}$ allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The ports should be HIGH before being used as inputs.


Fig. 14 Transient pull-up current $\mathrm{IOHt}^{2}$ while P3 changes from LOW-to-HIGH and back to LOW.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 | +7.0 | V |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| DC input current | $\pm \mathrm{I}_{\mathrm{I}}$ | - | 20 | mA |
| DC output current | $\pm \mathrm{I}_{\mathrm{O}}$ | - | 25 | mA |
| $\mathrm{~V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ current | $\pm \mathrm{I}_{\mathrm{DD}} \pm \mathrm{I}_{\mathrm{SS}}$ | - | 100 | mA |
| Total power dissipation | $\mathrm{P}_{\mathrm{tot}}$ | - | 400 | mW |
| Power dissipation per output | $\mathrm{P}_{\mathrm{O}}$ | - | 100 | mW |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\mathrm{stg}}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}$ | 2.5 | - | 6.0 | v |
| Supply current | $V_{D D}=6 \mathrm{~V}$ <br> no load; $V_{1}=V_{D D} \text { or }$ <br> $V_{S S}$ |  |  |  |  |  |
| operating | $\mathrm{f} \text { SCL }=100 \mathrm{kHz}$ | IDD | - | 40 | 100 | $\mu \mathrm{A}$ |
| standby |  | IDDO | - | 2.5 | 10 | $\mu \mathrm{A}$ |
| Power-on reset level | note 1 | $V_{P O R}$ | - | 1.3 | 2.4 | V |
| Input SCL; input/output SDA |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | -0.5 | - | $0.3 V_{\text {DD }}$ | V |
| Input voltage HIGH |  | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{\text {DD }}+0.5$ | V |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | ${ }^{\text {I OL }}$ | 3 | - | - | mA |
| Leakage current | $V_{1}=V_{D D} \text { or }$ $\mathrm{v}_{\mathrm{SS}}$ |  | - | - | 1 | $\mu \mathrm{A}$ |
| Input capacitance (SCL, SDA) | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| I/O ports |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | -0.5 | - | $0.3 V_{\text {DD }}$ | V |
| Input voltage HIGH |  | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{D D}+0.5$ | V |
| Maximum allowed input current through protection diode | $\begin{aligned} & V_{1} \geqslant V_{\mathrm{DD}} \text { or } \\ & \leqslant \mathrm{V}_{\mathrm{SS}} \end{aligned}$ | $\pm \mathrm{IIHL}^{\text {l }}$ | - | - | 400 | $\mu \mathrm{A}$ |
| Output current LOW | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=1 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | IOL | 10 | 25 | - | mA |
| Output current HIGH | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$ | ${ }^{1} \mathrm{OH}$ | 30 | - | 300 | $\mu \mathrm{A}$ |
| Transient pull-up current HIGH during acknowledge (see Fig.14) | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}} ; \\ & \mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \end{aligned}$ | ${ }^{-1} \mathrm{OHt}$ | - | 1 | - | mA |
| Input/Output capacitance |  | $\mathrm{Cl}_{1 / \mathrm{O}}$ | - | - | 10 | pF |
| Port timing <br> (see Figs 10 and 11) | $C_{L}=\leqslant 100 \mathrm{pF}$ |  |  |  |  |  |
| Output data valid |  | $t_{\text {tp }}$ | - | - | 4 | $\mu \mathrm{s}$ |
| Input data set-up |  | $\mathrm{t}_{\mathrm{ps}}$ | 0 | - | - | $\mu \mathrm{s}$ |
| Input data hold |  | $t_{\text {ph }}$ | 4 | - | - | $\mu \mathrm{s}$ |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Interrupt $\overline{\text { INT }}$ |  |  |  |  |  |  |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | ${ }^{\text {I OL }}$ | 1.6 | - | - | mA |
| Leakage current | $\begin{aligned} & V_{1}=V_{D D} \text { or } \\ & V_{S S} \end{aligned}$ | 11 l | - | - | 1 | $\mu \mathrm{A}$ |
| $\overline{\text { INT }}$ timing (see Figs 11 and 13) | $C_{L}=\leqslant 100 \mathrm{pF}$ |  |  |  |  |  |
| Input data valid |  | $\mathrm{t}_{\text {iv }}$ | - | - | 4 | $\mu \mathrm{S}$ |
| Reset delay |  | $\mathrm{t}_{\text {ir }}$ | - | - | 4 | $\mu \mathrm{s}$ |
| Select inputs A0, A1, A2 |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | -0.5 | - | $0.3 V_{\text {DD }}$ | $v$ |
| Input voltage HIGH |  | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{D D}+0.5$ | V |
| Input leakage current | pin at $V_{D D}$ or $V_{S S}$ |  | - | - | 250 | nA |

## Note to the characteristics

1. The power-on reset circuit resets the $I^{2} \mathrm{C}$-bus logic with $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}}$ and sets all ports to logic 1 (with current source to $\mathrm{V}_{\mathrm{DD}}$ ).


Purchase of Philips' $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

(1) $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$
(2) $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$
(3) $\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C}$

Fig. 15 Typical standby current (IDDO) as a function of supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ).

(1) $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$
(2) $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$
(3) $\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C}$

Fig. 16 Typical port output current HIGH ( $\mathrm{I}_{\mathrm{OH}}$ ) as a function of supply voltage $\left(\mathrm{V}_{\mathrm{DD}}\right) ; \mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{SS}}$.

(1) $\mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$
(2) $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}$
(3) $\mathrm{T}_{\mathrm{amb}}=+85^{\circ} \mathrm{C}$

Fig. 17 Typical port output current LOW (IOL) as a function of supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ); $\mathrm{V}_{\mathrm{OL}}=1 \mathrm{~V}$.

## UNIVERSAL LCD DRIVER FOR LOW MULTIPLEX RATES

## GENERAL DESCRIPTION

The PCF8576 is a peripheral device which interfaces to almost any liquid crystal display (LCD) having low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional bus ( $I^{2} \mathrm{C}$ ). Communication overheads are minimized by a display RAM with autoincremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

## Features

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or $2 / 3 / 4$ backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$ or $1 / 3$
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8 -segment numeric characters; up to ten 15 -segment alphanumeric characters; or any graphics of up to 160 elements
- $40 \times 4$-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 9 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- $\mathrm{I}^{2} \mathrm{C}$-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with the 24 -segment LCD driver PCF8566
- Optimized pinning for single plane wiring in both single and multiple PCF8576 applications
- Space-saving 56 -lead plastic mini-pack (VSO56)
- Very low external component count (at most one resistor, even in multiple device applications)
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process


Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specifications defined by Philips.

## PACKAGE OUTLINES

PCF8576T: 56-lead mini-pack; plastic (VSO56; SOT 190).
PCF8576U: uncased chip in tray
PCF8576U/10: chip-on-film frame carrier (FFC)

Fig. 1 Block diagram.


Fig. 2 Pinning diagram.

## PINNING

| 1 | SDA | $1^{2} \mathrm{C}$-bus data input/output |
| :---: | :---: | :---: |
| 2 | SCL | $1^{2} \mathrm{C}$-bus clock input/output |
| 3 | $\overline{\text { SYNC }}$ | cascade synchronization input/output |
| 4 | CLK | external clock input/output |
| 5 | VDD | positive supply voltage |
| 6 | OSC | oscillator input |
| 7 | $\begin{aligned} & \text { A0 } \\ & \text { A1 } \end{aligned}$ | $1^{2} \mathrm{C}$-bus subaddress inputs |
| 9 | A2 |  |
| 10 | SAO | $1^{2} \mathrm{C}$-bus slave address bit 0 input |
| 11 | $\mathrm{V}_{\text {SS }}$ | logic ground |
| 12 | $V_{\text {LCD }}$ | LCD supply voltage |
| 13 | BPO |  |
| 14 | BP2 | LCD backplane outputs |
| 15 | BP1 | LCD backplane outputs |
| 16 | BP3 |  |
| 17 | SO |  |
| to | to | LCD segment outputs |
| 56 | S39 |  |

## FUNCTIONAL DESCRIPTION

The PCF8576 is a versatile peripheral device designed to interface any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

Table 1 Selection of display configurations

| active back- <br> plane outputs | no. of <br> segments | 7-segment <br> numeric | 14-segment <br> alphanumeric | dot matrix |
| :--- | :--- | :--- | :--- | :--- |
| 4 | 160 | 20 digits + <br> 20 indicator <br> symbols | 10 characters + <br> 20 indicator <br> symbols | 160 dots <br> $(4 \times 40)$ |
| 3 | 120 | 15 digits + <br> 15 indicator <br> symbols | 8 characters + <br> 8 indicator <br> symbols | 120 dots <br> $(3 \times 40)$ |
| 2 | 80 | 10 digits + <br> 10 indicator <br> symbols | 5 characters + <br> 10 indicator <br> symbols | 80 dots <br> $(2 \times 40)$ |
| 1 | 40 | 5 digits + <br> 5 indicator <br> symbols | 2 characters + <br> 12 indicator <br> symbols | 40 dots |
|  |  |  |  |  |

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.3. The host microprocessor/microcontroller maintains the 2 -line $1^{2} \mathrm{C}$-bus communication channel with the PCF8576. A resistor connected between OSC (pin 6) and $\mathrm{V}_{\text {SS }}$ (pin 11) controls the device clock frequency. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{LCD}}$ ) and to the LCD panel chosen for the application.


Fig. 3 Typical system configuration.

## Power-on reset

At power-on the PCF8576 resets to a defined starting condition as follows:

1. All backplane outputs are set to $V_{D D}$.
2. All segment outputs are set to $V_{D D}$.
3. The drive mode ' $1: 4$ multiplex with $1 / 3$ bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 5).
6. The $I^{2} \mathrm{C}$-bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the $\mathrm{I}^{2} \mathrm{C}$-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

## LCD bias generator

The full-scale LCD voltage $\left(V_{o p}\right)$ is obtained from $V_{D D}-V_{L C D}$. The LCD voltage may be temperature compensated externally through the $\mathrm{V}_{\text {LCD }}$ supply to pin 12 . Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{LCD}}$. The centre resistor can be switched out of circuit to provide a $1 / 2$ bias voltage level for the $1: 2$ multiplex configuration.

## LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD according to the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D), are given in Table 2.

Table 2 Preferred LCD drive modes: summary of characteristics

| LCD drive mode | LCD bias <br> configuration | $\frac{V_{\text {off }}(\mathrm{rms})}{V_{\text {op }}}$ | $\frac{V_{\text {on }}(\mathrm{rms})}{V_{\text {op }}}$ | $D=\frac{V_{\text {on }}(\mathrm{rms})}{V_{\text {off }}(\mathrm{rms})}$ |
| :--- | :--- | :--- | :--- | :--- |
| static (1 BP) | static (2 levels) | 0 | 1 | $\infty$ |
| $1: 2$ MUX (2 BP) | $1 / 2$ (3 levels) | $\sqrt{2} / 4=0.354$ | $\sqrt{10} / 4=0.791$ | $\sqrt{5}=2.236$ |
| $1: 2$ MUX (2 BP) | $1 / 3$ (4 levels) | $1 / 3=0.333$ | $\sqrt{5} / 3=0.745$ | $\sqrt{5}=2.236$ |
| $1: 3$ MUX (3 BP) | $1 / 3$ (4 levels) | $1 / 3=0.333$ | $\sqrt{33} / 9=0.638$ | $\sqrt{33} / 3=1.915$ |
| $1: 4$ MUX (4 BP) | $1 / 3$ (4 levels) | $1 / 3=0.333$ | $\sqrt{3 / 3}=0.577$ | $\sqrt{3}=1.732$ |

## LCD voltage selector (continued)

A practical value for $V_{o p}$ is determined by equating $V_{\text {off }}(\mathrm{rms})$ with a defined LCD threshold voltage $\left(V_{\text {th }}\right)$, typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode a suitable choice is $V_{\mathrm{op}} \gtrsim 3 \mathrm{~V}_{\mathrm{th}}$.
Multiplex drive ratios of $1: 3$ and 1:4 with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3}=1.732$ for $1: 3$ multiplex or $\sqrt{21} / 3=1.528$ for $1: 4$ multiplex). The advantage of these modes is a reduction of the LCD full scale voltage $V_{\text {op }}$ as follows:

1 : 3 multiplex ( $1 / 2$ bias): $\mathrm{V}_{\mathrm{op}}=\sqrt{6} \mathrm{~V}_{\text {off }}(\mathrm{rms})=2.449 \mathrm{~V}_{\mathrm{off}}(\mathrm{rms})$
$1: 4$ multiplex ( $1 / 2$ bias) : $\mathrm{V}_{\mathrm{Op}}=4 \sqrt{3} / 3 \mathrm{~V}_{\mathrm{off}}(\mathrm{rms})=2.309 \mathrm{~V}_{\mathrm{off}}(\mathrm{rms})$
These compare with $\mathrm{V}_{\mathrm{Op}}=3 \mathrm{~V}_{\mathrm{off}}(\mathrm{rms})$ when $1 / 3$ bias is used.

## LCD drive mode waveforms

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this modeare shown in Fig.4.

(a) WAVEFORMS AT DRIVER

state 20 $\qquad$
At any instant ( t ):
$V_{\text {state } 1}(t)=V_{S_{n}}(t)-V_{B P O}(t)$
$V_{\text {on }}(\mathrm{rms})=V_{\text {op }}$
$V_{\text {state }} 2^{(t)}=V_{S_{n+1}}(t)-V_{B P O}(t)$
$V_{\text {off }}(\mathrm{rms})=0 \mathrm{~V}$
$-\mathrm{V}_{\mathrm{op}}-$
(b) RESULTANT WAVEFORMS
AT LCD SEGMENT

Fig. 4 Static drive mode waveforms: $\mathrm{V}_{\mathrm{Op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$.

When two backplanes are provided in the LCD the 1 : 2 multiplex drive mode applies. The PCF8576 allows use of $1 / 2$ or $1 / 3$ bias in this mode as shown in Figs 5 and 6.


Fig. 5 Waveforms for $1: 2$ multiplex drive mode with $1 / 2$ bias: $V_{O p}=V_{D D}-V_{L C D}$.

LCD drive mode waveforms (continued)


Fig. 6 Waveforms for $1: 2$ multiplex drive mode with $1 / 3$ bias: $V_{o p}=V_{D D}-V_{L C D}$.
The backplane and segment drive waveform for the $1: 3$ multiplex drive mode (three LCD backplanes) and for the $1: 4$ multiplex drive mode (four LCD backplanes) are shown in Figs 7 and 8 respectively.


Fig. 7 Waveforms for $1: 3$ multiplex drive mode: $V_{o p}=V_{D D}-V_{L C D}$.

LCD drive mode waveforms (continued)

(a) WAVEFORMS AT DRIVER


Fig. 8 Waveforms for 1:4 multiplex drive mode: $\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$.

## Oscillator

## Internal clock

The internal logic and the LCD drive signals of the PCF8576 are timed either by the built-in oscillator or from an external clock. When the internal oscillator is used, frequency control is performed by a single resistor connected between OSC (pin 6) and $\mathrm{V}_{\mathrm{SS}}$ (pin 11) as shown in Fig.9. In this application, the output from CLK (pin 4) provides the clock signal for cascaded PCF8576s in the system.


Fig. 9 Oscillator frequency
as a function of $\mathrm{R}_{\mathrm{osc}}$ :
${ }^{\mathrm{f}} \mathrm{CLK} \approx\left(3.4 \times 10^{7} / \mathrm{R}_{\mathrm{OSC}}\right) \mathrm{kHz} \cdot \Omega$.

## External clock

The condition for external clock is made by tying OSC (pin 6) to VDD; CLK (pin 4) then becomes the external clock input.

The clock frequency ( $f$ CLK) determines the LCD frame frequency and the maximum rate for data reception from the $I^{2} \mathrm{C}$-bus. To allow $\mathrm{I}^{2} \mathrm{C}$-bus transmissions at their maximum data rate of 100 kHz , ${ }^{f}$ CLK should be chosen to be above 125 kHz .
A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

## Timing

The timing of the PCF8576 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (Table 3). The frame frequency is set by the choice of value for $R_{\text {Osc }}$ when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

Table 3 LCD frame frequencies

| PCF8576 mode | recommended $R_{\text {osc }}(k \Omega)$ | $\mathrm{f}_{\text {frame }}$ | nominal $f_{\text {frame }}(\mathrm{Hz})$ |
| :--- | :---: | :--- | :---: |
| normal mode | 180 | ${ }^{\mathrm{f}} \mathrm{CLK} / 2880$ | 64 |
| power-saving mode | 1200 | ${ }^{\mathrm{f}} \mathrm{CLK} / 480$ | 64 |

## Timing (continued)

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the normal mode, $R_{\text {osc }}=180 \mathrm{k} \Omega$ will result in the nominal frame frequency. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six and for the same frame frequency $R_{\text {osc }}$ will be $1.2 \mathrm{M} \Omega$. The reduced clock frequency and the increased value of $\mathrm{R}_{\text {osc }}$ together contribute to a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the $I^{2} \mathrm{C}$-bus. When a device is unable to 'digest' a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the $I^{2} \mathrm{C}$-bus but no data loss occurs.

## Display latch

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

## Shift register

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

## Segment outputs

The LCD drive section includes 40 segment outputs SO to S 39 (pins 17 to 56 ) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with the data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open.

## Backplane outputs

The LCD drive section includes four backplane outputs BPO to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open. In the 1:3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1:2 multiplex drive mode BPO and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

## Display RAM

The display RAM is a static $40 \times 4$-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the 'on' state of the corresponding LCD segment; similarly, a logic 0 indicates the 'off' state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BPO (Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with $B P 1, B P 2$ and BP3 respectively.


Fig. 10 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

When display data are transmitted to the PCF8576 the display bytes received are stored in the display RAM according to the selected LCD drive mode. To illustrate the filling order, an example of a 7 -segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.
With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1:2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the $1: 3$ multiplex drive mode these bits are placed in bits 0,1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1:4 multiplex drive mode the eight transmitted data bits are placed in bits $0,1,2$ and 3 of two successive display RAM addresses.

## Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented according to the LCD configuration chosen. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1:2 multiplex drive mode), by three ( $1: 3$ multiplex drive mode) or by two ( $1: 4$ multiplex drive mode).

## Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2 (pins 7, 8, and 9). The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.


## Subaddress counter (continued)

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are being sent to the display RAM, automatic wrap-over to the next PCF8576 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1:3 multiplex mode).

## Output bank selector

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1:4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1 , bit 2 and then bit 3 . Similarly in $1: 3$ multiplex, bits 0,1 and 2 are selected sequentially. In 1:2 multiplex, bits 0 then 1 are selected and, in the static mode, bit 0 is selected.
The PCF8576 includes a RAM bank switching feature in the static and 1:2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the $1: 2$ drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1 . This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

## Input bank selector

The input bank selector loads display data into the display RAM according to the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1:2 drive mode by using the BANK SELECT command. The input bank selector functions independently of the output bank selector.

## Blinker

The display blinking capabilities of the PCF8576 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.
An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1:2 LCD drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.
In the 1:3 and 1:4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.
If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

Blinker (continued)
Table 4 Blinking frequencies

| blinking mode | normal operating <br> mode ratio | power-saving <br> mode ratio | nominal blinking frequency <br> $f_{\text {blink }}(\mathrm{Hz})$ |
| :--- | :--- | :--- | :--- |
| off | - | - | blinking off |
| 2 Hz | ${ }^{\mathrm{f}} \mathrm{CLK} / 92160$ | ${ }^{\mathrm{f}} \mathrm{CLK} / 15360$ | 2 |
| 1 Hz | $\mathrm{f}_{\mathrm{CLK}} / 184320$ | $\mathrm{f}_{\mathrm{CLK}} / 30720$ | 1 |
| 0.5 Hz | $\mathrm{f}_{\mathrm{CLK}} / 368640$ | $\mathrm{f}^{2} / 61440$ | 0.5 |

## CHARACTERISTICS OF THE I ${ }^{2}$ C-BUS

The $I^{2}$ C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 12 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 13 Definition of start and stop conditions.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is a "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 14 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 15 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$ bus.

## Note

The general characteristics and detailed specification of the $I^{2} \mathrm{C}$ bus are described in a separate data sheet (serial data buses) in handbook: ICs for digital systems in radio, audio and video equipment.

## PCF8576 $\mathbf{I}^{2} \mathbf{C}$-bus controller

The PCF8576 acts as an $I^{2} \mathrm{C}$ slave receiver. It does not initiate $\mathrm{I}^{2} \mathrm{C}$-bus transfers or transmit data to an $1^{2} \mathrm{C}$ master receiver. The only data output from the PCF8576 are the acknowledge signals of the selected devices. Device selection depends on the $\mathrm{I}^{2} \mathrm{C}$-bus slave address, on the transferred command data and on the hardware subaddress.
In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally tied to $\mathrm{V}_{\text {SS }}$ which defines the hardware subaddress 0 . In multiple device applications A0, A1 and A2 are tied to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ according to a binary coding scheme such that no two devices with a common $\mathrm{I}^{2} \mathrm{C}$ slave address have the same hardware subaddress.
In the power-saving mode it is possible that the PCF8576 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576 forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the $\mathrm{I}^{2} \mathrm{C}$-bus and serves to slow down fast transmitters. Data loss does not occur.

## Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## $\mathbf{I}^{2} \mathbf{C}$-bus protocol

Two $I^{2} \mathrm{C}$-bus slave addresses ( 0111000 and 0111001 ) are reserved for PCF8576. The least-significant bit of the slave address that a PCF8576 will respond to is defined by the level tied at its input SAO (pin 10). Therefore, two types of PCF8576 can be distinguished on the same $I^{2} \mathrm{C}$-bus which allows:
(a) up to 16 PCF8576s on the same $\mathrm{I}^{2} \mathrm{C}$-bus for very large LCD applications;
(b) the use of two types of LCD multiplex on the same $I^{2} \mathrm{C}$-bus.

The $I^{2} \mathrm{C}$-bus protocol is shown in Fig. 16. The sequence is initiated with a start condition (S) from the $1^{2} \mathrm{C}$-bus master which is followed by one of the two PCF8576 slave addresses available. All PCF8576s with the corresponding SAO level acknowledge in parallel the siave address but all PCF8576s with the alternative SAO level ignore the whole $I^{2} \mathrm{C}$-bus transfer. After acknowledgement, one or more command bytes $(\mathrm{m})$ follow which define the status of the addressed PCF8576s. The last command byte is tagged with a cleared mist significant bit, the continuation bit C . The command bytes are also acknowledged by all addressed PCF8576s on the bus.
After the last command byte, a series of display data bytes ( n ) may follow. These display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatica!ly updated and the data are directed to the intended PCF8576 device. The acknowledgement after each byte is made only by the (A0, A1, A2) addressed PCF8576. After the last display byte, the $I^{2} \mathrm{C}$-bus master issues a stop condition (P).


Fig. $16 \quad 1^{2} \mathrm{C}$-bus protocol.

## Command decoder

The command decoder identifies command bytes that arrive on the $1^{2} \mathrm{C}$-bus. All available commands carry a continuation bit C in their most-significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If the bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.


Fig. 17 General format of command byte.
The five commands available to the PCF8576 are defined in Table 5.

Command decoder (continued)
Table 5 Definition of PCF8576 commands

| command/opcode | options |  |  | description |
| :---: | :---: | :---: | :---: | :---: |
| MODE SET |  |  |  | Defines LCD drive mode |
|  | LCD drive mode | bits M1 |  | Defines LCD bias configuration |
|  | $\begin{aligned} & \text { static (1 BP) } \\ & 1: 2 \mathrm{MUX}(2 \mathrm{BP}) \\ & 1: 3 \mathrm{MUX}(3 \mathrm{BP}) \\ & 1: 4 \mathrm{MUX}(4 \mathrm{BP}) \\ & \hline \end{aligned}$ |  | 1 |  |
| $C$ 1 0 LP E B M 1 MO |  |  | 0 |  |
|  |  |  | 1 |  |
|  |  | LCD bias bit  |  |  |
|  |  |  |  |  |  |
|  | $\begin{aligned} & 1 / 3 \text { bias } \\ & 1 / 2 \text { bias } \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  |  | Defines display status The possibility to disable the display allows implementation of blinking under external control <br> Defines power dissipation mode |
|  | display status | bit E |  |  |  |
|  | disabled (blank) enabled | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  |  |  |
|  | mode | bit LP |  |  |  |
|  | normal mode power-saving mode | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  |  |  |
| LOAD DATA POINTER | bits $\begin{array}{lllllll}\text { P5 } & \text { P4 } & \text { P3 } & \text { P2 } & \text { P1 } & \text { P0 }\end{array}$ <br> 6 -bit binary value of 0 to 39 |  |  | Six bits of immediate data, bits P5 to PO, are transferred to the data pointer to define one of forty display RAM addresses |  |
| C $\mathbf{0}$ P 5 P4 P3 P2 P1 P0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| DEVICE SELECT | bits | A0 A1 |  | Three bits of immediate data, bits A0 to A2, are transferred to the subaddress counter to define one of eight hardware subaddresses |  |
| $C$ 1 1 0 0 $A 2$ A1 A0 |  |  |  |  |  |
|  | 3-bit binary value of 0 to 7 |  |  |  |  |



## Display controller

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576 and coordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

## Cascaded operation

In large display configurations, up to 16 PCF8576s can be distinguished on the same $1^{2} \mathrm{C}$-bus by using the 3 -bit hardware subaddress ( $\mathrm{A} 0, \mathrm{~A} 1, \mathrm{~A} 2$ ) and the programmable $\mathrm{I}^{2} \mathrm{C}$ slave address ( SAO ). It is also possible to cascade up to 16 PCF8576s. When cascaded, several PCF8576s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is costeffective in large LCD applications since the backplane outputs of only one device need to be throughplated to the backplane electrodes of the display. The other PCF8576s of the cascade contribute additional segment outputs but their backplane outputs are left open (Fig.18).
The $\overline{S Y N C}$ line is provided to maintain the correct synchronization between all cascaded PCF8576s. This synchronization is guaranteed after the power-on reset. The only time that $\overline{\text { SYNC }}$ is likely to be needed is if synchronization is accidently lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576s with differing SAO levels are cascaded). $\overline{\text { SYNC }}$ is organized as an input/output pin; the output section being realized as an open-drain driver with an internal pull-up resistor. A PCF8576 asserts the SYNC line at the onset of its last active backplane signal and monitors the $\overline{\text { SYNC }}$ line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8576 to assert SYNC. The timing relationships between the backplane waveforms and the $\overline{\text { SYNC }}$ signal for the various drive modes of the PCF8576 are shown in Fig. 19.


Fig. 18 Cascaded PCF8576 configuration.


## Note

Excessive capacitive coupling between SCL or CLK and SYNC may cause erroneous synchronization. If this proves to be a problem, the capacitance of the SYNC line should be increased (e.g. by an external capacitor between SYNC and $V_{D D}$ ). Degradation of the positive edge of the $\overline{S Y N C}$ pulse may be countered by an external pull-up resistor.

Fig. 19 Synchronization of the cascade for the various PCF8576 drive modes.

For single plane wiring of packaged PCF8576s and chip-on-glass cascading, see 'APPLICATION INFORMATION'.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## D.C. CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2$ to $9 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-2$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V}$;
$T_{\text {amb }}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage | $V_{\text {DD }}$ | 2 | - | 9 | $v$ |
| LCD supply voltage (note 1) | $V_{\text {LCD }}$ | $V_{D D}-9$ | - | $\mathrm{V}_{\text {DD }}{ }^{-2}$ | V |
| Operating supply current (normal mode) at $\mathrm{f}_{\mathrm{CLK}}=200 \mathrm{kHz}$ (note 2) | ${ }^{\text {I D D }}$ | - | - | 180 | $\mu \mathrm{A}$ |
| Power-saving mode supply current at $\mathrm{V}_{\mathrm{DD}}=3,5 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=0 \mathrm{~V}$; ${ }^{f} \mathrm{CLK}=35 \mathrm{kHz}$ (note 2) | ${ }^{\text {L }}$ P | - | - | 60 | $\mu \mathrm{A}$ |
| Logic |  |  |  |  |  |
| Input voltage LOW | $V_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | - | 0,3 V VD | V |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 0,7 $V_{\text {DD }}$ | - | $\mathrm{V}_{\text {DD }}$ | V |
| Output voltage LOW at $\mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0,05 | V |
| Output voltage HIGH at $\mathrm{I}^{\circ}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {DD }}-0,05$ | - | - | V |
| Output current LOW (CLK, $\overline{\mathrm{SYNC}}$ ) at $V_{O L}=1,0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{\prime} \mathrm{OL1}$ | 1 | - | - | mA |
| Output current HIGH (CLK) at $\mathrm{V}_{\mathrm{OH}}=4,0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{\mathrm{IOH}}$ | - | - | -1 | mA |
| Output current LOW (SDA; SCL) at $\mathrm{V}_{\mathrm{OL}}=0,4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{\text {I OL2 }}$ | 3 | - | - | mA |
| Leakage current (SA0; A0 to A2; CLK; SCL; SDA) at $V_{1}=V_{S S}$ or $V_{D D}$ | $\pm{ }_{1}{ }_{\text {1 }}$ | - | - | 1 | $\mu \mathrm{A}$ |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Leakage current (OSC) at $V_{1}=V_{D D}$ | $\pm{ }^{\prime}$ L2 | - | - | 1 | $\mu \mathrm{A}$ |
| Pull-up resistor ( $\overline{\mathrm{SYNC}}$ ) | $\mathrm{R}_{\text {SYNC }}$ | 20 | 50 | 150 | $k \Omega$ |
| Power-on reset level (note 3) | $V_{\text {REF }}$ | - | 1,0 | 1,6 | V |
| Tolerable spike width on bus | ${ }^{\text {t }}$ S | - | - | 100 | ns |
| Input capacitance (note 4) | $C_{1}$ | - | - | 7 | pF |
| LCD outputs |  |  |  |  |  |
| D.C. voltage component (BPO to BP3) at $\mathrm{C}_{\mathrm{BP}}=35 \mathrm{nF}$ | $\pm \mathrm{V}_{\mathrm{BP}}$ | - | 20 | - | mV |
| D.C. voltage component ( S 0 to S 39 ) at $\mathrm{C}_{\mathrm{S}}=5 \mathrm{nF}$ | $\pm \mathrm{V}_{\mathrm{S}}$ | - | 20 | - | mV |
| Output impedance ( BP 0 to BP 3 ) at $V_{L C D}=V_{D D}-5 \mathrm{~V}$ (note 5 ) | $\mathrm{R}_{\mathrm{BP}}$ | - | - | 5 | $k \Omega$ |
| Output impedance ( S 0 to S 39 ) at $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-5 \mathrm{~V}$ (note 5 ) | $\mathrm{R}_{\mathrm{S}}$ | - | - | 7,0 | $k \Omega$ |

A.C. CHARACTERISTICS (note 6)
$V_{S S}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2$ to $9 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-2$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V}$;
$\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Oscillator frequency (normal mode) } \\ & \text { at } V_{D D}=5 \mathrm{~V} ; \mathrm{R}_{\mathrm{OSc}}=180 \mathrm{k} \Omega \\ & \text { (note } 7 \text { ) } \end{aligned}$ | ${ }^{\text {f CLK }}$ | 125 | 185 | 288 | kHz |
| Oscillator frequency (power-saving mode) at $\mathrm{V}_{\mathrm{DD}}=3,5 \mathrm{~V} ; \mathrm{R}_{\mathrm{OSC}}=1,2 \mathrm{M} \Omega$ |  | 21 | 31 | 48 | kHz |
| CLK HIGH time | ${ }^{\text {t CLKH }}$ | 1 | - | - | $\mu \mathrm{s}$ |
| CLK LOW time | ${ }^{\text {t }}$ CLKL | 1 | - | - | $\mu \mathrm{s}$ |
| $\overline{\text { SYNC propagation delay }}$ | tPSYNC | - | - | 400 | ns |
| SYNC LOW time | ${ }^{\text {t SYNCL }}$ | 1 | - | - | $\mu \mathrm{s}$ |
| Driver delays with test loads at $V_{L C D}=V_{D D}-5 V$ | tPLCD | - | - | 30 | $\mu \mathrm{s}$ |

A.C. CHARACTERISTICS (continued)

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1^{2} \mathrm{C}$ bus |  |  |  |  |  |
| Bus free time | $t_{B U F}$ | 4,7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | tHD; STA | 4 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | tLOW | 4,7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | ${ }_{\text {thigh }}$ | 4 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time (repeated start code only) | ${ }^{\text {t }}$ SU; STA | 4,7 | - | - | $\mu \mathrm{s}$ |
| Data hold time | thD; DAT | 0 | - | - | $\mu \mathrm{s}$ |
| Data set-up time | ${ }^{\text {t }}$ SU; DAT | 250 | - | - | ns |
| Rise time | ${ }^{t} \mathrm{R}$ | - | - | 1 | $\mu \mathrm{s}$ |
| Fall time | $\mathrm{t}_{\mathrm{F}}$ | - | - | 300 | ns |
| Stop condition set-up time | tSU; STO | 4,7 | - | - | $\mu \mathrm{s}$ |

## Notes to characteristics

1. $\mathrm{V}_{\mathrm{LCD}} \leqslant \mathrm{V}_{\mathrm{DD}}-3 \vee$ for $1 / 3$ bias.
2. Outputs open; inputs at $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$; external clock with $50 \%$ duty factor; $I^{2} \mathrm{C}$ bus inactive.
3. Resets all logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{REF}}$.
4. Periodically sampled, not $100 \%$ tested.
5. Outputs measured one at a time.
6. All timing values referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{D D}$.
7. At $\mathrm{f}_{\mathrm{CLK}}<125 \mathrm{kHz}, \mathrm{I}^{2} \mathrm{C}$ bus maximum transmission speed is derated.


Fig. 20 Test loads.


Fig. 21 Driver timing waveforms.


Fig. $22 \mathrm{I}^{2} \mathrm{C}$ bus timing waveforms.


Fig. 23 Typical supply current characteristics.


Fig. 24 Typical characteristics of LCD outputs.
APPLICATION INFORMATION


## Fig. 25 Single plane wiring of packaged PCF8576s.

## Chip-on-glass cascadability in single plane

In chip-on-glass technology, where driver devices are bonded directly onto the glass of the LCD, it is important that the devices may be cascaded without the crossing of conductors, but the paths of conductors can be continued on the glass under the chip. All of this is facilitated by the PCF8576 bonding pad layout (Fig.26). Pads needing bus interconnection between all PCF8576s of the cascade
 the next PCF8576 through the wide opening between $\mathrm{V}_{\text {LCD }}$ pad and the backplane output pads. The only bussed line that does not require a second opening to lead through to the next PCF8576 is $\mathrm{V}_{\mathrm{LCD}}$, being the cascade centre. The placing of $\mathrm{V}_{\text {LCD }}$ adjacent to $\mathrm{V}_{\mathrm{SS}}$ allows the two supplies to be tied together.
Fig. 27 shows the connection diagram for a cascaded PCF8576 application with single plane wiring. Note the use of the open space between the $V_{\text {LCD }}$ pad and the backplane output pads to route $V_{D D}$, $\mathrm{V}_{\text {SS }}, \mathrm{CLK}, \mathrm{SCL}, \mathrm{SDA}$ and SYNC. The external connections may be made to either end of the cascade, wherever most convenient for the connector.
When an external clocking source is to be used, OSC of all devices should be tied to $\mathrm{V}_{\mathrm{DD}}$. The pads OSC, A0, A1, A2 and SAO have been placed between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{DD}}$ to facilitate wiring of oscillator, hardware subaddress and slave address.

## APPLICATION INFORMATION (continued)



Fig. 26 PCF8576 bonding pad locations.

## Bonding pad locations

All $x / y$ coordinates are referenced to left-hand bottom corner (0/0, Fig. 26).
Dimensions in $\mu \mathrm{m}$

| pad | x | $y$ |  | pad | x | y |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S34 | 160 | 160 | bottom | S33 | 160 | 400 | left |
| S35 | 380 | 4 | 4 | S32 | 4 | 640 |  |
| S36 | 580 |  |  | S31 |  | 860 |  |
| S37 | 780 |  |  | S30 |  | 1060 |  |
| S38 | 980 |  |  | S29 |  | 1260 |  |
| S39 | 1180 |  |  | S28 |  | 1460 |  |
| SDA | 1380 |  |  | S27 |  | 1660 |  |
| SCL | 1580 |  |  | S26 |  | 1860 |  |
| SYNC | 1780 |  |  | S25 |  | 2260 |  |
| CLK | 1980 |  |  | S24 |  | 2460 |  |
| VDD | 2180 |  |  | S23 |  | 2660 |  |
| OSC | 2400 |  |  | S22 |  | 2860 |  |
| A0 | 2640 | $\downarrow$ | $\dagger$ | S21 |  | 3060 |  |
| A1 | 2910 | 160 | bottom | S20 |  | 3260 |  |
|  |  |  |  | S19 | 1 | 3480 | $\dagger$ |
| S17 | 160 | 3960 | top | S18 | 160 | 3720 | left |
| S16 | 380 | 4 | 4 |  |  |  |  |
| S15 | 580 |  |  | A2 | 2910 | 360 | right |
| S14 | 780 |  |  | SAO | $1$ | 560 | + |
| S13 | 980 |  |  | $\mathrm{V}_{\text {SS }}$ | 2910 | 760 |  |
| S12 | 1180 |  |  | $V_{\text {LCD }}$ | 2880 | 960 |  |
| S11 | 1380 |  |  | BPO | 2910 | 2360 |  |
| S10 | 1580 |  |  | BP2 | $\uparrow$ | 2560 |  |
| S9 | 1780 |  |  | BP1 |  | 2760 |  |
| S8 | 1980 |  |  | BP3 |  | 2960 |  |
| S7 | 2180 |  |  | S0 |  | 3160 |  |
| S6 | 2400 |  |  | S1 |  | 3360 |  |
| S5 | 2640 | $\dagger$ | $\dagger$ | S2 | - | 3560 | $\downarrow$ |
| S4 | 2910 | 3960 | top | S3 | 2910 | 3760 | right |

APPLICATION INFORMATION (continued)

Fig. 27 Chip-on-glass application; cascaded PCF8576s with single-plane wiring (viewed from back of chip).

## LCD DIRECT/DUPLEX DRIVER WITH $1^{2} \mathrm{C}$-BUS INTERFACE

## GENERAL DESCRIPTION

The PCF8577 is a single chip, silicon gate CMOS circuit. It is designed to drive liquid crystal displays with up to 32 segments directly, or 64 segments in a duplex manner.
The two-line $I^{2} \mathrm{C}$-bus interface substantially reduces wiring overheads in remote display applications. Bus traffic is minimized in multiple IC applications by automatic address incrementing, hardware subaddressing and display memory switching (direct drive mode).
The PCF8577 and PCF8577A differ only in their slave addresses.

## Features

- Direct/duplex drive modes with up to 32/64 LCD-segment drive capability per device
- Operating supply voltage: 2.5 to 9 V
- Low power consumption
- $1^{2} \mathrm{C}$-bus interface
- Optimized pinning for single plane wiring
- Single-pin built-in oscillator
- Auto-incremented loading across device subaddress boundaries
- Display memory switching in direct drive mode
- May be used as $1^{2}$ C-bus output expander
- System expansion up to 256 segments ( 512 segments with PCF8577A)
- Power-on-reset blanks display


Fig. 1 Block diagram.

## PACKAGE OUTLINES

PCF8577P, PCF8577AP: 40-lead DIL; plastic (SOT129).
PCF8577T, PCF8577AT: 40-lead mini-pack; plastic (VSO40; SOT158A).
PCF8577T, PCF8577AT: in blister tape.
PCF8577U/5, PCF8577AU/5: wafer unsawn.
PCF8577U/10, PCF8577AU/10: chip-on-film frame carrier (FFC).


Fig. 2 Pinning diagram.

PINNING
Supply

| 35 | $V_{D D}$ | positive supply |
| :--- | :--- | :--- |
| 38 | V $_{\text {SS }}$ | negative supply |

$1^{2} \mathrm{C}$-bus
$40 \quad$ SDA $\quad I^{2} \mathrm{C}$-bus data line
39 SCL
Inputs
36 A1 hardware address line
37 AO/OSC
Outputs
1-32 S32-S1
Input - Output
34 A2/BP2
33
BP1
$1^{2} \mathrm{C}$-bus clock line hardware address line/oscillator pin
positive supply negative supply segment outputs
harware address line/cascade sync input/backplane output cascade sync input/backplane output

## FUNCTIONAL DESCRIPTION

## Hardware subaddress A0, A1, A2

The hardware subaddress lines A0, A1, A2 are used to program the device subaddress for each PCF8577 on the bus. Lines A0 and A2 are shared with OSC and BP2 respectively to reduce pin-out requirements.
AO/OSC Line AO is defined as LOW (logic 0 ) when this pin is used for the local oscillator or when connected to $\mathrm{V}_{\text {SS }}$. Line AO is defined as HIGH (logic 1) when connected to $\mathrm{V}_{\mathrm{DD}}$.
A1 Line A1 must be defined as LOW (logic 0 ) or as HIGH (logic 1 ) by connection to $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ respectively.
A2/BP2 In the direct drive mode the second backplane signal BP2 is not used and the A2/BP2 pin is exclusively the A2 input. Line A2 is defined as LOW (logic 0 ) when connected to $\mathrm{V}_{\mathrm{SS}}$ or, if this is not possible, by leaving it unconnected (internal pull-down). Line A2 is defined as HIGH (logic 1) when connected to $V_{\text {DD }}$.
In the duplex drive mode the second backplane signal BP2 is required and the A2 signal is undefined. In this mode device selection is made exclusively from lines A0 and A1.

## Oscillator A0/OSC

The PCF8577 has a single-pin built-in oscillator which provides the modulation for the LCD segment driver outputs. One external resistor and one external capacitor are connected to the AO/OSC pin to form the oscillator. In an expanded system containing more than one PCF8577 the backplane signals are usually common to all devices and only one oscillator is needed. The devices which are not used for the oscillator are put into the cascade mode by connecting the AO/OSC pin to either VDD or VSS depending on the required state for AO. In the cascade mode each PCF8577 is synchronized from the backplane signal(s).

## User-accessible registers

There are nine user-accesible 1 -byte registers. The first is a control register which is used to control the loading of data into the segment byte registers and to select display options. The other eight are segment byte registers, split into two banks of storage, which store the segment data. The set of even numbered segment byte registers is called BANK A. Odd numbered segment byte registers are called BANK B.
There are two slave addresses, one for PCF8577, and one for PCF8577A (see Fig.6). All addressed devices load the second byte into the control register and each device maintains an identical copy of the control byte in the control register at all times (see $1^{2} \mathrm{C}$-bus protocol Fig.7), i.e. all addressed devices respond to control commands sent on the bus.
The control register is shown in more detail in Fig.3. The least-significant bits select which device and which segment byte register is loaded next. This part of the register is therefore called the Segment Byte Vector (SBV).
The upper three bits of the SBV (V5 to $V 3$ ) are compared with the hardware subaddress input signals $A 2, A 1$ and $A 0$. If they are the same then the device is enabled for loading, if not the device ignores incoming data but remains active.
The three least-significant bits of the SBV (V2 to V0) address one of the segment byte registers within the enabled chip for loading segment data.


Fig. 3 PCF8577 register organization.

## FUNCTIONAL DESCRIPTION (continued)

The control register also has two display control bits. These bits are named MODE and BANK. The MODE bit selects whether the display outputs are configured for direct or duplex drive displays. The BANK bit allows the user to display BANK A or BANK B.

## Auto-incremented loading

After each segment byte is loaded the SBV is incremented automatically. Thus auto-incremented loading occurs if more than one segment byte is received in a data transfer.
Since the SBV addresses both device and segment registers in all addressed chips, auto-incremented loading may proceed across device boundaries provided that the hardware subaddresses are arranged contiguously.

## Direct drive mode

The PCF8577 is set to the direct drive mode by loading the MODE control bit with logic 0 . In this mode only four bytes are needed to store the data for the 32 segment drivers. Setting the BANK bit to logic 0 selects even bytes (BANK A); setting the BANK bit to logic 1 selects odd bytes (BANK B). In the direct drive mode the SBV is auto-incremented by two after the loading of each segment byte register. This means that auto-incremented loading of BANK A or BANK B is possible. Either bank may be completely or partially loaded irrespective of which bank is being displayed. Direct drive output waveforms are shown in Fig.4.


$$
\begin{aligned}
& V_{\text {on }}(\mathrm{rms})=V_{D D}-V_{S S} \\
& V_{\text {off }(r m s)}=0
\end{aligned}
$$

Fig. 4 Direct drive mode display output waveforms.

## Duplex mode

The PCF8577 is set to the duplex mode by loading the MODE bit with logic 1 . In this mode a second backplane signal (BP2) is needed and pin A2/BP2 is used for this; therefore A2 and its equivalent SBV bit V5 are undefined. The SBV auto-increments by one between loaded bytes.
All of the segment bytes are needed to store data for the 32 segment drivers and the BANK bit is ignored.

Duplex mode output waveforms are shown in Fig.5.


Fig. 5 Duplex mode display output waveforms.

## Power-on reset

At power-on reset the PCF8577 resets to a defined starting condition as follows:

1. Both backplane outputs are set to $V_{S S}$ in master mode; to 3 -state in cascade mode.
2. All segment outputs are set to $V_{S S}$.
3. The segment byte registers and control register are cleared.
4. The $I^{2} \mathrm{C}$-bus interface is initialized.

## Slave address

The slave address for PCF8577 and PCF8577A are shown in Fig.6.


Fig. 6 PCF8577 and PCF8577A slave addresses.
Before any data is transmitted on the $I^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

## $1^{2} \mathrm{C}$-bus protocol

The PCF8577 $I^{2}$ C-bus protocol is shown in Fig.7.


Fig. $71^{2} \mathrm{C}$-bus protocol.
The PCF8577 is a slave receiver and has a fixed slave address (Fig.6). All PCF8577s with the same slave address acknowledge the slave address in parallel. The second byte is always the control byte and is loaded into the control register of each PCF8577 on the bus. All addressed devices acknowledge the control byte. Subsequent data bytes are loaded into the segment registers of the selected device. Any number of data bytes may be loaded in one transfer and in an expanded system rollover of the SBV from 111111 to 000000 is allowed. If a stop (P) condition is given after the control byte acknowledge the segment data remains unchanged. This allows the BANK bit to be toggled without changing the segment register contents. During loading of segment data only the selected PCF8577 gives an acknowledge. Loading is terminated by generating a stop ( P ) condition.

## Display memory mapping

The mapping between the eight segment registers and the segment outputs S 1 to S 32 is shown in Tables 1 and 2.
Since only one register bit per segment is needed in the direct drive mode, the BANK bit allows swapping of display information. If BANK is set to logic 0 even bytes (BANK A) are displayed; if BANK is set to logic 1 odd bytes (BANK B) are displayed. BP1 is always used for the backplane output in the direct drive mode.

Table 1 Segment byte-segment driver mapping in the direct drive mode

| MODE | BANK | V2 | V1 | Vo | segment | bit | MSB <br> 7 | 6 | 5 | 4 | 3 | 2 | 1 | LSB <br> 0 | backplane |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | S 8 | S 7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | BP 1 |  |
| 0 | 1 | 0 | 0 | 1 | 1 | S 8 | S 7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | BP 1 |  |
| 0 | 0 | 0 | 1 | 0 | 2 | S 16 | S 15 | S 14 | S 13 | S 12 | S 11 | S 10 | S 9 | BP 1 |  |
| 0 | 1 | 0 | 1 | 1 | 3 | S 16 | S 15 | S 14 | S 13 | S 12 | S 11 | S 10 | S 9 | BP 1 |  |
| 0 | 0 | 1 | 0 | 0 | 4 | S 24 | S 23 | S 22 | S 21 | S 20 | S 19 | S 18 | S 17 | BP 1 |  |
| 0 | 1 | 1 | 0 | 1 | 5 | S 24 | S 23 | S 22 | S 21 | S 20 | S 19 | S 18 | S 17 | BP 1 |  |
| 0 | 0 | 1 | 1 | 0 | 6 | S 32 | S 31 | S 30 | S 29 | S 28 | S 27 | S 26 | S 25 | BP 1 |  |
| 0 | 1 | 1 | 1 | 1 | 7 | S 32 | S 31 | S 30 | S 29 | S 28 | S 27 | S 26 | S 25 | BP 1 |  |

Mapping example: bit 0 of register 7 controls the LCD segment S25 if BANK bit is a logic 1.
In duplex mode even bytes (BANK A) correspond to backplane 1 (BP1) and odd bytes (BANK B)
correspond to backplane 2 (BP2).
Table 2 Segment byte; segment driver mapping in the duplex mode

| MODE | BANK | V2 | V1 | Vo | segment | bit | MSB <br> 7 | 6 | 5 | 4 | 3 | 2 | 1 | LSB <br> 0 | backplane |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | x | 0 | 0 | 0 | 0 | S 8 | S 7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | BP 1 |  |
| 1 | x | 0 | 0 | 1 | 1 | S 8 | S 7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | BP 2 |  |
| 1 | x | 0 | 1 | 0 | 2 | S 16 | S 15 | S 14 | S 13 | S 12 | S 11 | S 10 | S 9 | BP 1 |  |
| 1 | x | 0 | 1 | 1 | 3 | S 16 | S 15 | S 14 | S 13 | S 12 | S 11 | S 10 | S 9 | BP 2 |  |
| 1 | x | 1 | 0 | 0 | 4 | S 24 | S 23 | S 22 | S 21 | S 20 | S 19 | S 18 | S 17 | BP 1 |  |
| 1 | x | 1 | 0 | 1 | 5 | S 24 | S 23 | S 22 | S 21 | S 20 | S 19 | S 18 | S 17 | $\mathrm{BP2}$ |  |
| 1 | x | 1 | 1 | 0 | 6 | S 32 | S 31 | S 30 | S 29 | S 28 | S 27 | S 26 | S 25 | BP 1 |  |
| 1 | x | 1 | 1 | 1 | 7 | S 32 | S 31 | S 30 | S 29 | S 28 | S 27 | S 26 | S 25 | BP 2 |  |

$X=$ don't care.
Mapping example: bit 7 of register 5 controls the LCD segment S24/BP2.

## CHARACTERISTICS OF THE $I^{2} \mathrm{C}$-BUS

The $I^{2} \mathrm{C}$-bus is for 2 -way, 2 -line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.


Fig. 8 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).


Fig. 9 Definition of start and stop conditions.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 10 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 11 Acknowledgement on the $I^{2} \mathrm{C}$-bus.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $V_{D D}$ | $V_{I}$ | -0.5 | +11.0 |
| Voltage on pin | $I_{D D} ; I_{S S}$ | -0.5 | $V_{D D}+0.5$ | V |
| $V_{D D}$ or $V_{S S}$ current | $I_{I}$ | -50 | +50 | mA |
| DC input current | $I_{O}$ | -20 | +20 | mA |
| DC output current | $P_{\text {tot }}$ | -25 | +25 | mA |
| Power dissipation per package | $P_{0}$ | - | $500^{*}$ | mW |
| Power dissipation per output | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | mW |
| Storage temperature range |  | oC |  |  |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

[^5]
## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $9.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85{ }^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ.* | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}$ | 2.5 | - | 9.0 | V |
| Supply current | non specified inputs at $V_{D D}$ or $V_{S S}$ |  |  |  |  |  |
| at $\mathrm{fSCL}=100 \mathrm{kHz}$ | $\begin{aligned} & \text { no load; } \mathrm{R}_{\mathrm{OSC}}=1 \mathrm{M} \Omega ; \\ & \mathrm{C}_{\mathrm{OSC}}=680 \mathrm{pF} \end{aligned}$ | IDD1 | - | 80 | 250 | $\mu \mathrm{A}$ |
| at ${ }^{\text {S }} \mathbf{S C L}=0$ | $\begin{aligned} & \text { no load; } \mathrm{ROSC}=1 \mathrm{M} \Omega ; \\ & \mathrm{C}_{\mathrm{OSC}}=680 \mathrm{pF} \end{aligned}$ | IDD2 | - | 25 | 150 | $\mu \mathrm{A}$ |
| at $\mathrm{f}_{\text {SCL }}=0$ | $\begin{aligned} & \text { no load; } \mathrm{ROSC}=1 \mathrm{M} \Omega ; \\ & \mathrm{C}_{\mathrm{OSC}}=680 \mathrm{pF} ; \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | IDD3 | - | 25 | 40 | $\mu \mathrm{A}$ |
| at $\mathrm{f}_{\text {SCL }}=0$ | no load; |  |  |  |  |  |
|  | A0/OSC $=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | IDD4 | - | 10 | 20 | $\mu \mathrm{A}$ |
| Power-on reset level | note 1 | VPOR | - | 1.1 | 2.0 | V |
| Input A0 |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {ILI }}$ | 0 | - | 0.05 | v |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH1 }}$ | $\mathrm{V}_{\text {DD }}-0.05$ | - | $\mathrm{V}_{\text {DD }}$ | V |
| Input A1 |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL2 }}$ | 0 | - | 0.3 $V_{\text {DD }}$ | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH2 }}$ | 0.7 V DD | - | VDD | V |
| Input A2 |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL3 }}$ | 0 | - | 0.10 | V |
| Input voltage HIGH |  | VIH3 | $V_{\text {DD }}-0.10$ | - | VDD | V |
| Inputs SCL; SDA |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL4 }}$ | 0 | - | 0.08 | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH4 }}$ | 2.0 | - | 9.0 | V |
| Input capacitance | note 2 | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| Output SDA |  |  |  |  |  |  |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | IOL | 3.0 | - | - | mA |
| A1; SCL; SDA |  |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | + IL1 | - | - | 1 | $\mu \mathrm{A}$ |
| A2; BP2 |  |  |  |  |  |  |
| Leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | IL2 | - | - | 1 | $\mu \mathrm{A}$ |
| Pull-down current | $V_{1}=V_{D D}$ | -IL2 | - | 1.5 | 5 | $\mu \mathrm{A}$ |

[^6]| parameter | conditions | symbol | min. | typ.* | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0/OSC |  |  |  |  |  |  |
| Leakage current | $V_{1}=V_{D D}$ | -IL3 | - | - | 1 | $\mu \mathrm{A}$ |
| Oscillator |  |  |  |  |  |  |
| Start-up current | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | Iosc | - | 1.2 | 5 | $\mu \mathrm{A}$ |
| LCD outputs |  |  |  |  |  |  |
| DC component of LCD driver |  | $\pm \mathrm{V}_{\mathrm{BP}}$ | - | 20 | - | mV |
| Segment output current | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | IOL | 0.3 | - | - | mA |
|  | $\begin{aligned} & \mathrm{VOH}_{\mathrm{OH}}=\mathrm{VDD}-0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | $-\mathrm{IOH}$ | 0.3 | - | - | mA |
| Backplane output resistance (BP1; BP2) | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}, \\ & \left(\mathrm{~V}_{\mathrm{SS}}+\mathrm{V}_{\mathrm{DD}}\right) / 2 \text {; note } 3 \end{aligned}$ | $\mathrm{R}_{\mathrm{BP}}$ | - | 0.4 | 5 | k $\Omega$ |

AC CHARACTERISTICS (note 2)
$\mathrm{V}_{\mathrm{DD}}=2.5$ to $9.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ.* | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display frequency | $\begin{aligned} & \mathrm{C}_{\mathrm{OSC}}=680 \mathrm{pF} ; \\ & \mathrm{R}_{\mathrm{OSC}}=1 \mathrm{M} \Omega \end{aligned}$ | ${ }_{\text {f }}$ CCD | 65 | 90 | 120 | Hz |
| Driver delays with test loads | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | ${ }^{t}{ }_{B S}$ | - | 20 | 100 | $\mu \mathrm{s}$ |
| $1^{2} \mathrm{C}$-bus |  |  |  |  |  |  |
| SCL clock frequency |  | ${ }^{\text {f }}$ SCL | - | - | 100 | kHz |
| Tolerable spike width on bus |  | ${ }^{\text {t }}$ W | - | - | 100 | ns |
| Bus free time |  | ${ }^{\text {t B U }}$ | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time |  | ${ }^{\text {t SU }}$; STA | 4.7 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time |  | thD; STA | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time |  | t LOW | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time |  | ${ }_{\text {thigh }}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time |  | $\mathrm{t}_{\mathrm{r}}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCL and SDA fall time |  | $\mathrm{tf}_{\mathrm{f}}$ | - | - | 1.3 | $\mu \mathrm{s}$ |
| Data set-up time |  | ${ }^{\text {t }}$ SU; DAT | 250 | - | - | ns |
| Data hold time |  | ${ }^{\text {thD }}$; DAT | 0 | - | - | ns |
| Stop condition set-up time |  | tSU; STO | 4.7 | - | - | $\mu \mathrm{s}$ |

[^7]
## Notes to the characteristics

1. Resets all logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{POR}}$.
2. Periodically sampled, not $100 \%$ tested.
3. Outputs measured one at a time; $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; I_{\text {load }}=100 \mu \mathrm{~A}$.
4. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ with an input voltage swing of $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$.


Fig. 12 Test loads.


Fig. 13 Driver timing waveforms.


Fig. $14 I^{2} \mathrm{C}$-bus timing diagram; rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.
DEVELOPMENT DATA

Fig. 15 Direct drive display; expansion to 256 segments using eight PCF8577.
APPLICATION INFORMATION (continued)

Fig. 16 Duplex display; expansion to $2 \times 128$ segments using four PCF8577.


## Notes

1. MODE bit must always be set to logic 0 (direct drive).
2. BANK switching is permitted.
3. BP1 must always be connected to $V_{S S}$ and AO/OSC must be connected to either $V_{D D}$ or $V_{S S}$ (no LCD modulation).

Fig. 17 Use of PCF8577 as 32 -bit output expander in $1^{2} \mathrm{C}$-bus application.


Purchase of Philips' $\left.\right|^{2} \mathrm{C}$ components conveys a license under the Philips ${ }^{\prime} I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

## CHIP DIMENSIONS AND BONDING PAD LOCATIONS

Chip area: 5.91 mm ${ }^{2}$


Bonding pad dimensions: $120 \mu \mathrm{~m} \times 120 \mu \mathrm{~m}$
Fig. 18 Bonding pad locations.
Table 3 Bonding pad locations (dimensions in $\mu \mathrm{m}$ )
All $x / y$ coordinates are referenced to bottom corner, see Fig. 18.

| pad | X | Y | pad | X | Y |
| :--- | ---: | :--- | :--- | :--- | :--- |
| S32 | 1020 | 2480 | S 12 | 1220 | 160 |
| S31 | 820 | 2480 | S 11 | 1420 | 160 |
| S30 | 620 | 2480 | S10 | 1620 | 160 |
| S29 | 400 | 2480 | S9 | 1840 | 160 |
| S28 | 160 | 2480 | S8 | 2080 | 160 |
| S27 | 160 | 2240 | S7 | 2080 | 400 |
| S26 | 160 | 2020 | S6 | 2080 | 620 |
| S25 | 160 | 1820 | S5 | 2080 | 820 |
| S24 | 160 | 1620 | S4 | 2080 | 1020 |
| S23 | 160 | 1420 | S3 | 2080 | 1220 |
| S22 | 160 | 1220 | S2 | 2080 | 1420 |
| S21 | 160 | 1020 | S1 | 2080 | 1620 |
| S20 | 160 | 820 | BP1 | 2080 | 1820 |
| S19 | 160 | 620 | A2/BP2 | 2080 | 2020 |
| S18 | 160 | 400 | VDD | 2080 | 2240 |
| S17 | 160 | 160 | A1 | 2080 | 2480 |
| S16 | 400 | 160 | A0/OSC | 1840 | 2480 |
| S15 | 620 | 160 | VSS | 1620 | 2480 |
| S14 | 820 | 160 | SCL | 1420 | 2480 |
| S13 | 1020 | 160 | SDA | 1220 | 2480 |

# LCD ROW/COLUMN DRIVER FOR DOT MATRIX GRAPHIC DISPLAYS 

## GENERAL DESCRIPTION

The PCF8578 is a low power CMOS LCD row/column driver, designed to drive dot matrix graphic displays at multiplex rates of $1: 8,1: 16,1: 24$ or $1: 32$. The device has 40 outputs, of which 24 are programmable, configurable as $32 / 8,24 / 16,16 / 24$ or $8 / 32$ rows/columns. The PCF8578 can function as a stand-alone LCD controller/driver for use in small systems, or for larger systems can be used in conjunction with up to 32 PCF8579s for which it has been optimized. Together these two devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40,960 dots. The PCF8578 is compatible with most microcontrollers and communicates via a two-line bidirectional bus ( ${ }^{2} \mathrm{C}$-bus). Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

## Features

- Single chip LCD controller/driver
- Stand-alone or may be used with up to 32 PCF8579s ( 40,960 dots possible)
- 40 driver outputs, configurable as $32 / 8,24 / 16,16 / 24$ or $8 / 32$ rows/columns
- Selectable multiplex rates; $1: 8,1: 16,1: 24$ or $1: 32$
- Externally selectable bias configuration, 5 or 6 levels
- 1280-bit RAM for display data storage and scratch pad
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8579)
- Provides display synchronization for PCF8579
- On-chip oscillator, requires only 1 external resistor
- Power-on reset blanks display
- Logic voltage supply range 2.5 V to 6.0 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- $1^{2} \mathrm{C}$-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8579)
- Space saving 56 -lead plastic mini-pack
- Compatible with chip-on-glass technology


## APPLICATIONS

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Computer terminals
- Instrumentation


## PACKAGE OUTLINES

PCF8578T: 56-lead mini-pack; plastic (VSO56; SOT190).
PCF8578V: 64-lead tape-automated-bonding module (SOT267A).
PCF8578U: chip with bumps on-tape.


Fig. 1 Block diagram.

## PINNING



Fig. 2 (a) Pinning diagram: VSO56; SOT190.

PINNING (continued)

(1) Orientation mark.

Fig. 2 (b) Pinning diagram; SO121.

| mnemonic | pin no. |  | description |
| :---: | :---: | :---: | :---: |
|  | SOT190 | S0121 |  |
| SDA | 1 | 51 | $1^{2} \mathrm{C}$-bus serial data line |
| SCL | 2 | 52 | $1^{2} \mathrm{C}$-bus serial clock line |
| $\overline{\text { SYNC }}$ | 3 | 53 | cascade synchronization output |
| CLK | 4 | 54 | external clock input/output |
| $\mathrm{V}_{\text {SS }}$ | 5 | 55 | ground (logic) |
| TEST | 6 | 56 | test pin (connect to $\mathrm{V}_{\text {SS }}$ ) |
| SAO | 7 | 57 | $1^{2} \mathrm{C}$-bus slave address input (bit 0 ) |
| OSC | 8 | 58 | oscillator input |
| VDD | 9 | 59 | positive supply voltage |
| $V_{2}$ to $V_{5}$ | 10-13 | 60-63 | LCD bias voltage inputs |
| VLCD | 14 | 64 | LCD supply voltage |
| n.c. | 15-16 | 1-10 | not connected |
| C39 to C32 | 17-24 | 11-18 | LCD column driver outputs |
| R31/C31 to R8/C8 | 25-48 | 19.42 | LCD row/column driver outputs |
| R7 to R0 | 49-56 | 43-50 | LCD row driver outputs |

## FUNCTIONAL DESCRIPTION

The PCF8578 row/column driver is designed for use in one of three ways:

- Stand-alone row/column driver for small displays (mixed mode)
- Row/column driver with cascaded PCF8579s (mixed mode)
- Row driver with cascaded PCF8579s (row mode)


## Mixed mode

In mixed mode, the device functions as both a row and column driver. It can be used in small stand-alone applications, or for larger displays with up to 15 PCF8579s ( 31 PCF8579s when two slave addresses are used). See table 1 for common display configurations.

## Row mode

In row mode, the device functions as a row driver with up to 32 row outputs and provides the clock and synchronization signals for the PCF8579. Up to 16 PCF8579s can normally be cascaded ( 32 when two slave addresses are used).

Table 1 Possible display configurations

| application | multiplex <br> rate | mixed mode |  | row mode |  | typical applications |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | rows | columns | rows | columns |  |
| stand-alone | $\begin{aligned} & 1: 8 \\ & 1: 16 \\ & 1: 24 \\ & 1: 32 \end{aligned}$ | $\begin{aligned} & 8 \\ & 16 \\ & 24 \\ & 32 \end{aligned}$ | $\begin{array}{\|l} 32 \\ 24 \\ 16 \\ 8 \end{array}$ | - - - - | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | small digital or alphanumeric displays |
| with PCF8579 | $\begin{aligned} & 1: 8 \\ & 1: 16 \\ & 1: 24 \\ & 1: 32 \end{aligned}$ | $\begin{aligned} & 8 \\ & 16 \\ & 24 \\ & 32 \\ & \quad \text { usir } \\ & \text { PCF } \end{aligned}$ | $\begin{array}{\|l} \hline 632 \\ 624 \\ 616 \\ 608 \\ 15 \\ 3579 \mathrm{~s} \end{array}$ | $\begin{aligned} & 8 \times 4 \\ & 16 \times 2 \\ & 24 \\ & 32 \\ & \quad \text { usir } \\ & \quad \text { PCF } \end{aligned}$ | $\begin{aligned} & 640 \\ & 640 \\ & 640 \\ & 640 \\ & 16 \\ & 379 \mathrm{~s} \end{aligned}$ | alphanumeric displays and dot matrix graphic displays |

Timing signals are derived from the on-chip oscillator, whose frequency is determined by the value of the resistor connected between OSC and VSS.
Commands sent on the $I^{2} \mathrm{C}$-bus from the host microprocessor set the mode (row or mixed), configuration (multiplex rate and number of rows and columns) and control the operation of the device. The device may have one of two slave addresses. The only difference between these slave addresses is the least significant bit, which is set by the logic level applied to SAO. The PCF8578 and PCF8579 also have subaddresses. The subaddress of the PCF8578 is only defined in mixed mode and is fixed at 0 . The RAM may only be accessed in mixed mode and data is loaded as described for the PCF8579.
Bias levels may be generated by an external potential divider with appropriate decoupling capacitors. For large displays, bias sources with high drive capability should be used. A typical mixed mode system operating with up to 15 PCF8579s is shown in Fig. 3 (a stand-alone system would be identical but without the PCF8579s).

## Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage ( $\mathrm{V}_{\text {th }}$ ). $\mathrm{V}_{\text {th }}$ is typically defined as the RMS voltage at which the LCD exhibits $10 \%$ contrast. Table 2 shows the optimum voltage bias levels for the PCF8578 as functions of $\mathrm{V}_{\mathrm{op}}$ ( $\mathrm{V}_{\mathrm{op}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}$ ), together with the discrimination ratios ( D ) for the different multiplex rates. A practical value for $V_{o p}$ is obtained by equating $V_{\text {off }}(\mathrm{rms})$ with $\mathrm{V}_{\text {th }}$.

Table 2 Optimum LCD bias voltages

FUNCTIONAL DESCRIPTION (continued)

Fig. 3 Typical mixed mode configuration.


Fig. 4 LCD bias voltages as a function of the multiplex rate.

## Power-on reset

At power-on the PCF8578 resets to a defined starting condition as follows:

1. Display blank
2. 1:32 multiplex rate, row mode
3. Start bank 0 selected
4. Data pointer is set to $X, Y$ address 0,0
5. Character mode
6. Subaddress counter is set to 0
7. $I^{2} \mathrm{C}$-bus interface is initialized.

Data transfers on the $1^{2} \mathrm{C}$-bus should be avoided for 1 ms following power-on, to allow completion of the reset action.

FUNCTIONAL DESCRIPTION (continued)


Fig. 5 LCD row/column waveforms.
DEVELOPMENT DATA


Fig. 6 LCD drive mode waveforms for 1:8 multiplex rate.

FUNCTIONAL DESCRIPTION (continued)

$V_{\text {state }}(\mathrm{t})=\mathrm{C} 1(\mathrm{t})-\mathrm{R} 1(\mathrm{t}):$
$\frac{V_{\text {on }(r m s)}}{V_{\text {op }}}=\sqrt{\frac{1}{16}+\frac{\sqrt{16}-1}{16(\sqrt{16}+1)}}=0.316$
$V_{\text {state }} 2(\mathrm{t})=\mathrm{C} 2(\mathrm{t})-\mathrm{R} 2(\mathrm{t})$ :
$\frac{V_{\text {off(rms) }}}{V_{\text {op }}}=\sqrt{\frac{2(\sqrt{16}-1)}{\sqrt{16(\sqrt{16}+1)^{2}}}}=0.245$
general relationship ( $\mathrm{n}=$ multiplex rate)
$\frac{V_{o n(r m s)}}{V_{o p}}=\sqrt{\frac{1}{n}+\frac{\sqrt{n}-1}{n(\sqrt{n}+1)}}$
$\frac{V_{\text {off(rms) }}}{V_{\mathrm{op}}}=\sqrt{\frac{2(\sqrt{n}-1)}{\sqrt{n}(\sqrt{n}+1)^{2}}}$

Fig. 7 LCD drive mode waveforms for 1:16 multiplex rate.

## Internal clock

The clock signal for the system may be generated by the internal oscillator and prescaler. The frequency is determined by the value of the resistor ROSC, see Fig.8. For normal use a value of $330 \mathrm{k} \Omega$ is recommended. The clock signal, for cascaded PCF8579s, is output at CLK and has a frequency one-sixth (multiplex rate 1:8, 1:16 and 1:32) or one-eighth (multiplex rate 1:24) of the oscillator frequency.


Fig. 8 Oscillator frequency as a function of ROSC.

## Note

To avoid capacitive coupling, which could adversely affect oscillator stability, ROSC should be placed as closely as possible to the OSC pin. If this proves to be a problem, a filtering capacitor may be connected in parallel to ROSC.

## External clock

If an external clock is used, OSC must be connected to VDD and the external clock signal to CLK. Table 3 summarizes the nominal CLK and SYNC frequencies.

Table 3 Signal frequencies required for nominal 64 Hz frame frequency

| oscillator frequency <br> $($ ROSC $=330 \mathrm{k} \Omega)$ <br> fOSC $(\mathrm{Hz})$ | frame frequency <br> f $\overline{S Y N C}(\mathrm{~Hz})$ | multiplex rate | n | division <br> ratio |
| :--- | :--- | :--- | :--- | :--- |
| 12288 | 64 | $1: 8 ; 1: 16 ; 1: 32$ | 6 | clock frequency |
| 12288 | 64 | $1: 24$ | 8 | 2048 |
|  |  |  | 1536 |  |

A clock signal must always be present, otherwise the LCD may be frozen in a DC state.

## FUNCTIONAL DESCRIPTION (continued)

## Timing generator

The timing generator of the PCF8578 organizes the internal data flow of the device and generates the LCD frame synchronization pulse SYNC, whose period is an integer multiple of the clock period. In cascaded applications, this signal maintains the correct timing relationship between the PCF8578 and PCF8579s in the system.

## Row/column drivers

Outputs R0 to R7 and C32 to C39 are fixed as row and column drivers respectively. The remaining 24 outputs R8/C8 to R31/C31 are programmable and may be configured (in blocks of 8) to be either row or column drivers. The row select signal is produced sequentially at each output from R0 up to the number defined by the multiplex rate (see Table 1). In mixed mode the remaining outputs are configured as columns. In row mode all programmable outputs (R8/C8 to R31/C31) are defined as row drivers and the outputs C32 to C39 should be left open-circuit. Using a 1:16 multiplex rate, two sets of row outputs are driven, thus facilitating split-screen configurations; i.e. a row select pulse appears simultaneously at R0 and R16/C16, R1 and R17/C17 etc. Similarly, using a multiplex rate of $1: 8$, four sets of row outputs are driven simultaneously. Driver outputs must be connected directly to the LCD. Unused outputs should be left open-circuit.

## Display mode controller

The configuration of the outputs (row or column) and the selection of the appropriate driver waveforms are controlled by the display mode controller.

## Display RAM

The PCF8578 contains a $32 \times 40$ bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes ( $4 \times 8 \times 40$ bits). During RAM access, data is transferred to/from the RAM via the $I^{2} \mathrm{C}$-bus. The first eight columns of data ( 0 to 7 ) cannot be displayed but are available for general data storage and provide compatibility with the PCF8579.

## Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage takes place only when the contents of the subaddress counter agree with the hardware subaddress. The hardware subaddress of the PCF8578, valid in mixed mode only, is fixed at 0000.

## $1^{2} \mathrm{C}$-bus controller

The $I^{2} \mathrm{C}$-bus controller detects the $\mathrm{I}^{2} \mathrm{C}$-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8578 acts as an $I^{2} \mathrm{C}$-bus slave transmitter/receiver in mixed mode, and as a slave receiver in row mode. A slave device cannot control bus communication.

## Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

## RAM access

RAM operations are only possible when the PCF8578 is in mixed mode. In this event its hardware subaddress is internally fixed at 0000 and the hardware subaddresses of any PCF8579 used in conjunction with the PCF8578 must start at 0001.
There are three RAM ACCESS modes:

- Character
- Half-graphic
- Full-graphic

These modes are specified by bits G1 and G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.9).
To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.10):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command)

Subsequent data bytes will be written or read according to the chosen RAM access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15 , further display data transfers will lead to a wrap-around of the subaddress to 0 .

## Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.
The display status (all dots on/off and normal/inverse video) is set by bits E1 and EO of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and B0 of the SET START BANK command. This is shown in Fig.11. This feature is useful when scrolling in alphanumeric applications.

FUNCTIONAL DESCRIPTION (continued)

Fig. 9 RAM access mode.
DEVELOPMENT DATA



Fig. 11 Relationship between display and SET START BANK; 1:32 multiplex rate and start bank $=2$.

## $I^{2}$ C-BUS PROTOCOL

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least-significant bit of the slave address is set by connecting input SA0 to either $0\left(V_{\text {SS }}\right)$ or 1 (VDD). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same $\mathrm{I}^{2} \mathrm{C}$-bus which allows:
(a) one PCF8578 to operate with up to 32 PCF8579s on the same $1^{2}$ C-bus for very large applications
(b) the use of two types of LCD multiplex schemes on the same $I^{2} \mathrm{C}$-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.
The $I^{2} \mathrm{C}$-bus protocol is shown in Fig. 12. All communications are initiated with a start condition (S) from the $1^{2} \mathrm{C}$-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.
In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C . After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0 . After the last data byte has been acknowledged, the $I^{2} \mathrm{C}$-bus master issues a stop condition ( P ).
In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8578 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by not generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).
Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.
In multiple device applications, the hardware subaddress pins of the PCF8579s ( $\mathrm{A}_{0}$ to $\mathrm{A}_{3}$ ) are connected to $V_{S S}$ or $V_{D D}$ to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device must be allocated a unique hardware subaddress.
$I^{2} \mathbf{C - B U S}$ PROTOCOL (continued)


Fig.12(a) Master transmits to slave receiver (WRITE mode).


Fig.12(b) Master reads after sending command string (WRITE commands; READ data).


Fig. 12 (c) Master reads slave immediately after sending slave address (READ mode).

## Command decoder

The command decoder identifies command bytes that arrive on the $\mathrm{I}^{2} \mathrm{C}$-bus. The most-significant bit of a command is the continuation bit C (see Fig.13). When this bit is set, it indicates that the next byte to be transferred will also be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.

$C=0 ;$ last command
$C=1 ;$ commands continue

Fig. 13 General format of command byte.
The five commands available to the PCF8578 are defined in Tables 4 and 5.
Table 4 Summary of commands

| code | command | description |
| :---: | :---: | :---: |
| CODDDDDD | LOAD X-ADDRESS | 0 to 39 |
| C 10 DDDDD | SET MODE | multiplex rate, display status, system type |
| C 110 DDDD | DEVICE SELECT | defines device subaddress |
| C111DDDD | RAM ACCESS | graphic mode, bank select <br> ( $D$ D D $D \geqslant 12$ is not allowed; see <br> SET START BANK opcode) |
| C 11111 D | SET START BANK | defines bank at top of LCD |

## Where:

C = command continuation bit
$\mathrm{D}=$ may be a logic 1 or 0 .
$1^{2} \mathrm{C}$-BUS PROTOCOL (continued)
Table 5 Definition of PCF8578/PCF8579 commands



## CHARACTERISTICS OF THE $1^{2} \mathrm{C}$-BUS

The $I^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.


Fig. 14 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).


Fig. 15 Definition of start and stop condition.

## System configuration

A device transmitting a message is a 'transmitter", a device receiving a message is the "receiver'. The device that controls the message flow is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 16 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 17 Acknowledgement on the $I^{2} \mathrm{C}$-bus.

Note
The general characteristics and detailed specification of the $I^{2} \mathrm{C}$-bus are available on request.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | $V_{\text {DD }}$ | -0.5 | +8.0 | V |
| LCD supply voltage range | $V_{\text {LCD }}$ | VDD -11 | VDD | V |
| Input voltage range at SDA, SCL, CLK, TEST, SAO and OSC | $V_{11}$ | VSS -0.5 | $V_{D D}+0.5$ | V |
| $\mathrm{V}_{2}$ to $\mathrm{V}_{5}$ | $\mathrm{V}_{12}$ | VLCD -0.5 | $\mathrm{V}_{\text {DD }}+0.5$ | V |
| Output voltage range at $\overline{S Y N C}$ and CLK | $\mathrm{V}_{01}$ | VSS -0.5 | $V_{D D}+0.5$ | V |
| R0 to R7, R8/C8 to R31/C31, and C32 to C39 | $\mathrm{V}_{02}$ | VLCD -0.5 | $\mathrm{V}_{\text {DD }}+0.5$ | $v$ |
| DC input current | 1 | -10 | 10 | mA |
| DC output current | 10 | -10 | 10 | mA |
| VDD, VSS or VLCD current | IDD, ISS, ILCD | -50 | 50 | mA |
| Power dissipation per package | $\mathrm{P}_{\text {tot }}$ | - | 400 | mW |
| Power dissipation per output | $\mathrm{P}_{0}$ | - | 100 | mW |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | $V_{\text {DD }}$ | 2.5 | - | 6.0 | V |
| LCD supply voltage |  | VLCD | VDD -9 | - | VDD -3.5 | V |
| Supply current external clock | note 1; $\mathrm{f} C L K=2 \mathrm{kHz}$ | 'DD1 | - | 6 | 15 | $\mu \mathrm{A}$ |
| internal clock | ROSC $=330 \mathrm{k} \Omega$ | IDD2 | - | 20 | 50 | $\mu \mathrm{A}$ |
| Power-on reset level | note 2 | VPOR | 0.8 | 1.3 | 1.8 | $v$ |
| Logic |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | VSS | - | 0.3 VDD | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH }}$ | 0.7 VDD | - | VDD | V |
| Output current LOW at SYNC and CLK | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=1.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | IOL1 | 1 | - | - | mA |
| Output current HIGH at SYNC and CLK | $\begin{aligned} & \mathrm{V}_{\mathrm{OH}}=4.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | ${ }^{10 H 1}$ | - | - | -1 | mA |
| SDA output current LOW | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | 'OL2 | 3.0 | - | - | mA |
| Leakage current at SDA, SCL, $\overline{\text { SYNC, }}$ CLK, TEST and SAO | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ | 'L1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| Leakage current at OSC | $V_{1}=V_{D D}$ | ${ }^{\prime}$ L2 | -1 | - | 1 | $\mu \mathrm{A}$ |
| Input capacitance at SCL and SDA | note 3 | $\mathrm{Cl}_{1}$ | - | - | 5 | pF |
| LCD outputs |  |  |  |  |  |  |
| Leakage current at $\mathrm{V}_{2}$ to $\mathrm{V}_{5}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {LCD }}$ | IL3 | -2 | - | 2 | $\mu \mathrm{A}$ |
| DC component of LCD drivers RO to R7, R8/C8 to R31/C31, and C32 to C39 |  | $\pm \mathrm{V}_{\text {DC }}$ | - | 20 | - | mV |
| Output resistance at R0 to R7 and R8/C8 to R31/C31 | note 4 | RROW | - | 1.5 | 3.0 | k $\Omega$ |
| R8/C8 to R31/C31 and C32 to C39 | column mode | R COL | - | 3 | 6 | k $\Omega$ |

AC CHARACTERISTICS (note 5)
$V_{D D}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85{ }^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency at | ROSC $=330 \mathrm{k}$, |  |  |  |  |  |
| multiplex rates of | $V_{\text {DD }}=6 \mathrm{~V}$ |  |  |  |  |  |
| 1:8, 1:16 and 1:32 |  | ${ }_{\text {f CLK }} 1$ | 1.2 | 2.1 | 3.3 | kHz |
| 1:24 |  | fCLK2 | 0.9 | 1.6 | 2.5 | kHz |
| $\overline{\text { SYNC }}$ propagation delay |  | tPSYNC | - | - | 500 | ns |
| Driver delays | $\begin{aligned} & V_{\mathrm{DD}}-\mathrm{V}_{\mathrm{LCD}}=9 \mathrm{~V} ; \\ & \text { with test loads } \end{aligned}$ | tPLCD | - | - | 100 | $\mu \mathrm{s}$ |
| $1^{2} \mathrm{C}$-bus |  |  |  |  |  |  |
| SCL clock frequency |  | fSCL | - | - | 100 | kHz |
| Tolerable spike width on bus |  | tSW | - | - | 100 | ns |
| Bus free time |  | tBUF | 4.7 | - | - | $\mu \mathrm{S}$ |
| Start condition set-up time | repeated start |  |  |  |  |  |
|  | codes only | tSU; STA | 4.7 | - | - | $\mu \mathrm{s}$ |
| hold time |  | thD; STA | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time |  | t LOW | 4.7 | - | - | $\mu \mathrm{S}$ |
| SCL HIGH time |  | thigh | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time |  | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCL and SDA fall time |  |  | - | - | 0.3 | $\mu \mathrm{s}$ |
| Data set-up time |  | tSU; DAT | 250 | - | - | ns |
| Data hold time |  | thD; DAT | 0 | - | - | ns |
| Stop condition set-up time |  | tSU; STO | 4.0 | - | - | $\mu \mathrm{s}$ |

## Notes to the characteristics

1. Outputs are open; inputs at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}} ; \mathrm{I}^{2} \mathrm{C}$-bus inactive; external clock with $50 \%$ duty factor, (IDD1 only).
2. Resets all logic when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\text {POR }}$.
3. Periodically sampled; not $100 \%$ tested.
4. Resistance measured between output terminal (R0 to R7, R8/C8 to R31/C31 and C32 to C39) and bias input ( $\mathrm{V}_{2}$ to $\mathrm{V}_{5}, \mathrm{~V}_{\text {DD }}$ and $\mathrm{V}_{\text {LCD }}$ ) when the specified current flows through one output under the following conditions (see Table 2):
$V_{O P}=V_{D D}-V_{L C D}=9 \mathrm{~V}$;
row mode, R0 to R7 and R8/C8 to R31/C31 (row mode):
$\mathrm{V}_{2}-\mathrm{V}_{\mathrm{LCD}} \geqslant 6.65 \mathrm{~V} ; \mathrm{V}_{5}-\mathrm{V}_{\text {LCD }} \leqslant 2.35 \mathrm{~V}$; $\mathrm{I}_{\text {LOAD }}=150 \mu \mathrm{~A}$
column mode, R8/C8 to R31/C31 (column mode) and C32 to C39:
$\mathrm{V}_{3}-\mathrm{V}_{\mathrm{LCD}} \geqslant 4.70 \mathrm{~V}_{;} \mathrm{V}_{4}-\mathrm{V}_{\text {LCD }} \leqslant 4.30 \mathrm{~V}$; $\mathrm{L}_{\text {LOAD }}=100 \mu \mathrm{~A}$.
5. All timing values are referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{D D}$.


Fig. 18 Test loads.


Fig. 19 Driver timing waveforms.


Fig. $20 \quad \mathrm{I}^{2} \mathrm{C}$-bus timing waveforms.
DEVELOPMENT DATA
APPLICATION INFORMATION

Fig. 21 Stand-alone application using 8 rows and 32 columns.
APPLICATION INFORMATION (continued)

Fig. 22 Typical LCD driver system with 1:32 multiplex rate.
DEVELOPMENT DATA

Fig. 23 Split screen application with $1: 16$ multiplex rate for improved contrast.

Fig. 24 Split screen application with 1:32 multiplex rate.
DEVELOPMENT DATA

Fig. 25 Example of single plane wiring, single screen with 1:32 multiplex rate (PCF8578 in row driver mode).

## CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: $14.14 \mathrm{~mm}^{2}$
Bonding pad dimensions: $120 \mu \mathrm{~m} \times 120 \mu \mathrm{~m}$.
Fig. 26 Bonding pad locations.

Table 6 Bonding pad locations (dimensions in $\mu \mathrm{m}$ )
All $x / y$ co-ordinates are referenced to the bottom left corner, see Fig. 26.

| pad | X | Y | pad | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SDA | 1642 | 4642 | R27/C27 | 1936 | 160 |
| SCL | 1438 | 4642 | R26/C26 | 2140 | 160 |
| $\overline{\text { SYNC }}$ | 1234 | 4642 | R25/C25 | 2344 | 160 |
| CLK | 1000 | 4642 | R24/C24 | 2548 | 160 |
| VSS | 742 | 4642 | R23/C23 | 2776 | 160 |
| TEST | 454 | 4642 | R22/C22 | 2776 | 424 |
| SA0 | 160 | 4642 | R21/C21 | 2776 | 670 |
| OSC | 160 | 4318 | R20/C20 | 2776 | 886 |
| VDD | 160 | 3514 | R19/C19 | 2776 | 1096 |
| $\mathrm{V}_{2}$ | 160 | 3274 | R18/C18 | 2776 | 1300 |
| $V_{3}$ | 160 | 3064 | R17/C17 | 2776 | 1504 |
| $\mathrm{V}_{4}$ | 160 | 2860 | R16/C16 | 2776 | 1708 |
| $V_{5}$ | 160 | 2656 | R15/C15 | 2776 | 1912 |
| VLCD | 160 | 2452 | R14/C14 | 2776 | 2116 |
| n.c. | - | -. | R13/C13 | 2776 | 2320 |
| n.c. | - | - | R12/C12 | 2776 | 2524 |
| C39 | 160 | 1252 | R11/C11 | 2776 | 2752 |
| C38 | 160 | 1048 | R10/C10 | 2776 | 3004 |
| C37 | 160 | 844 | R9/C9 | 2776 | 3502 |
| C36 | 160 | 628 | R8/C8 | 2776 | 3706 |
| C35 | 160 | 406 | R7 | 2776 | 3916 |
| C34 | 160 | 160 | R6 | 2776 | 4132 |
| C33 | 454 | 160 | R5 | 2776 | 4378 |
| C32 | 742 | 160 | R4 | 2776 | 4642 |
| R31/C31 | 1000 | 160 | R3 | 2548 | 4642 |
| R30/C30 | 1234 | 160 | R2 | 2344 | 4642 |
| R29/C29 | 1438 | 160 | R1 | 2140 | 4642 |
| R28/C28 | 1642 | 160 | R0 | 1936 | 4642 |



Purchase of Philips' $1^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specifications defined by Philips.

## CHIP-ON GLASS INFORMATION



Fig. 27 Typical chip-on glass application (viewed from underside of chip).

## Note to Fig. 27

If inputs SAO and AO to A3 are left unconnected they are internally pulled-up to $V_{D D}$.

## LCD COLUMN DRIVER FOR DOT MATRIX GRAPHIC DISPLAYS

## GENERAL DESCRIPTION

The PCF8579 is a low power CMOS LCD column driver, designed to drive dot matrix graphic displays at multiplex rates of $1: 8,1: 16,1: 24$ or 1:32. The device has 40 outputs and can drive $32 \times 40$ dots in a 32 row multiplexed LCD. Up to 16 PCF8579s can be cascaded and up to 32 devices may be used on the same $1^{2} \mathrm{C}$-bus (using the two slave addresses). The device is optimized for use with the PCF8578 LCD row/column driver. Together these two devices form a general LCD dot matrix driver chip set, capable of driving displays of up to 40,960 dots. The PCF8579 is compatible with most microcontrollers and communicates via a two-line bidirectional bus ( $1^{2} \mathrm{C}$-bus). Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

## Features

- LCD column driver
- Used in conjunction with the PCF8578, this device forms part of a chip set capable of driving up to 40,960 dots
- 40 column outputs
- Selectable multiplex rates; $1: 8,1: 16,1: 24$ or $1: 32$
- Externally selectable bias configuration, 5 or 6 levels
- Easily cascadable for large applications (up to 32 devices)
- 1280-bit RAM for display data storage
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries
- Power-on reset blanks display
- Logic voltage supply range 2.5 V to 6.0 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- $1^{2} \mathrm{C}$-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications
- Space saving 56 -lead plastic mini-pack
- Compatible with chip-on-glass technology


## APPLICATIONS

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Computer terminals
- Instrumentation


## PACKAGE OUTLINES

PCF8579T: 56-lead mini-pack; plastic (VSO56; SOT190).
PCF8579V: 64-lead tape-automated-bonding module (SOT267A).
PCF8579U: chip with bumps on-tape.


Fig. 1 Block diagram.

## PINNING



Fig. 2 (a) Pinning diagram: VSO56; SOT190.

PINNING (continued)

(1) Orientation mark.

Fig. 2 (b) Pinning diagram: SO122.

| mnemonic | pin no. |  | description |
| :--- | :--- | :--- | :--- |
|  | SOT190 | SO122 |  |
| SDA | 1 | 50 | $I^{2}$ C-bus serial data line |
| SCL | 2 | 51 | $I^{2}$ C-bus serial clock line |
| SYNC | 3 | 52 | cascade synchronization input |
| CLK | 4 | 53 | external clock input |
| VSS | 5 | 54 | ground (logic) |
| TEST | 6 | 55 | test pin (connect to VSS) |
| SAO | 7 | 56 | $I^{2}$ C-bus slave address input (bit 0) |
| A3 to AO | $8-11$ | $57-60$ | $I^{2}$ C-bus subaddress inputs |
| V DD $^{\text {S.c. }}$ | 12 | 61 | positive supply voltage |
| n. | $14-15$ | $1-9$ | not connected |
| V $_{3}$ to $V_{4}$ | 16 | $62-63$ | LCD bias voltage inputs |
| VLCD $_{\text {C39 to CO }}$ | $17-56$ | 64 | LCD supply voltage |

## FUNCTIONAL DESCRIPTION

The PCF8579 column driver is designed for use with the PCF8578. Together they form a general purpose LCD dot matrix chip set.
Typically up to 16 PCF8579s may be used with one PCF8578. Each of the PCF8579s is identified by a unique 4 -bit hardware subaddress, set by pins A0 to A3. The PCF8578 can operate with up to 32 PCF8579s when using two $I^{2} \mathrm{C}$-bus slave addresses. The two slave addresses are set by the logic level on input SAO.

## Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage ( $\mathrm{V}_{\text {th }}$ ). $\mathrm{V}_{\text {th }}$ is typically defined as the RMS voltage at which the LCD exhibits $10 \%$ contrast. Table 1 shows the optimum voltage bias levels for the PCF8578/PCF8579 chip set as functions of $V_{o p}\left(V_{O p}=V_{D D}-V_{L C D}\right)$, together with the discrimination ratios ( $D$ ) for the different multiplex rates. A practical value for $V_{\text {op }}$ is obtained by equating $V_{\text {off }}(\mathrm{rms})$ with $V_{\text {th }}$.

Table 1 Optimum LCD bias voltages

| parameter | multiplex rate |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | $1: 8$ | $1: 16$ | $1: 24$ | $1: 32$ |
| $\frac{V_{2}}{V_{\text {op }}}$ | 0.739 | 0.800 | 0.830 | 0.850 |
| $\frac{V_{3}}{V_{\text {op }}}$ | 0.522 | 0.600 | 0.661 | 0.700 |
| $\frac{V_{4}}{V_{\text {op }}}$ | 0.478 | 0.400 | 0.339 | 0.300 |
| $\frac{V_{5}}{V_{\text {op }}}$ | 0.261 | 0.200 | 0.170 | 0.150 |
| $\frac{V_{\text {off(rms }}}{V_{\text {op }}}$ | 0.297 | 0.245 | 0.214 | 0.193 |
| $\frac{V_{\text {on(rms) }}}{V_{\text {op }}}$ | 0.430 | 0.316 | 0.263 | 0.230 |
| $D=\frac{V_{\text {on(rms }}}{V_{\text {off(rms) }}}$ | 1.447 | 1.291 | 1.230 | 1.196 |
| $\frac{V_{\text {op }}}{V_{\text {th }}}$ | 3.37 | 4.08 | 4.68 | 5.19 |



Fig． 3 LCD bias voltage as a function of the multiplex rate．

## Power－on reset

At power－on the PCF8579 resets to a defined starting condition as follows．
1．Display blank（in conjunction with PCF8578）
2．1：32 multiplex rate
3．start bank 0 selected
4．Data pointer is set to $\mathrm{X}, \mathrm{Y}$ address 0,0
5．Character mode
6．Subaddress counter is set to 0
7． $1^{2} \mathrm{C}$－bus is initialized．
Data transfers on the $\mathrm{I}^{2} \mathrm{C}$－bus should be avoided for 1 ms following power－on，to allow completion of the reset action．

FUNCTIONAL DESCRIPTION (continued)


Fig. 4 LCD row/column waveforms.


Fig. 5 LCD drive mode waveforms for 1:8 multiplex rate.


Fig. 6 LCD drive mode waveforms for 1:16 multiplex rate.

## Timing generator

The timing generator of the PCF8579 organizes the internal data flow from the RAM to the display drivers. An external synchronization pulse $\overline{\text { SYNC }}$ is received from the PCF8578. This signal maintains the correct timing relationship between cascaded devices.

## Column drivers

Outputs C0 to C39 are column drivers which must be connected to the LCD. Unused outputs should be left open-circuit.

## Display RAM

The PCF8579 contains a $32 \times 40$ bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes ( $4 \times 8 \times 40$ bits). During RAM access, data is transferred to/from the RAM via the $I^{2} \mathrm{C}$-bus.

## Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into or read from the display RAM, as specified by commands sent on the $I^{2} \mathrm{C}$-bus.

## Subaddress counter

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage and retrival take place, only when the contents of the subaddress counter agree with the hardware subaddress at pins A0, A1, A2 and A3.

## $1^{2} \mathrm{C}$-bus controller

The $\mathrm{I}^{2} \mathrm{C}$-bus controller detects the $\mathrm{I}^{2} \mathrm{C}$-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8579 acts as an $I^{2} \mathrm{C}$-bus slave transmitter/receiver. Device selection depends on the $\mathrm{I}^{2} \mathrm{C}$-bus slave address, the hardware subaddress and the commands transmitted.

## Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

FUNCTIONAL DESCRIPTION (continued)
RAM access
There are three RAM ACCESS modes:

- Character
- Half-graphic
- Full-graphic

These modes are specified by bits G1 and G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.7).
To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.8):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command)

Subsequent data bytes will be written or read according to the chosen RAM access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15 , further display data transfers will lead to a wrap-around of the subaddress to 0 .

## Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD, via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.
The display status (all dots on/off and normal/inverse video) is set by bits E1 and E0 of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and BO of the SET START BANK command. This is shown in Fig.9. This feature is useful when scrolling in alphanumeric applications.

Fig. 7 RAM ACCESS mode.

FUNCTIONAL DESCRIPTION (continued)



Fig. 9 Relationship between display and SET START BANK; 1:32 multiplex rate and start bank $=2$.

## $1^{2}$ C-BUS PROTOCOL

Two 7-bit slave addresses ( 0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least-significant bit of the slave address is set by connecting input SAO to either $0\left(\mathrm{~V}_{\mathrm{SS}}\right)$ or 1 (VDD). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same $I^{2} \mathrm{C}$-bus which allows:
(a) one PCF8578 to operate with up to 32 PCF8579s on the same $1^{2}$ C-bus for very large applications. (b) the use of two types of LCD multiplex schemes on the same $I^{2} \mathrm{C}$-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.
The $I^{2} \mathrm{C}$-bus protocol is shown in Fig. 10. All communications are initiated with a start condition (S) from the $I^{2} \mathrm{C}$-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.
In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C . After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0 . After the last data byte has been acknowledged, the $I^{2} \mathrm{C}$-bus master issues a stop condition (P).
In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8579 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by not generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).
Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.
In multiple device applications, the hardware subaddress pins of the PCF8579s (A0, A1, A2 and A3) are connected to VSS or VDD to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device must be allocated with an unique hardware subaddress.


7221547

Fig. 10(a) Master transmits to slave receiver (WRITE mode).


Fig.10(b) Master reads after sending command string (WRITE commands; READ data).


Fig.10(c) Master reads-slave immediately after sending slave address (READ mode).
$1^{2} \mathbf{C - B U S}$ PROTOCOL (continued)

## Command decoder

The command decoder indentifies command bytes that arrive on the $\mathrm{I}^{2} \mathrm{C}$-bus. The most-significant bit of a command is the continuation bit C (see Fig.11). When this bit is set, it indicates that the next byte to be transferred will be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.


Fig. 11 General format of command byte.
The five commands available to the PCF8579 are defined in Table 2.
Table 2 Summary of commands

| code | command | description |
| :---: | :---: | :---: |
| CODDDDDD | LOAD X-ADDRESS | 0 to 39 |
| C10DDDDD | SET MODE | multiplex rate, display status, system type |
| C 110 DDDD | DEVICE SELECT | defines device subaddress |
| C111DDDD | RAM ACCESS | graphic modes, bank select <br> (D D D D $\geqslant 12$ is not allowed; see SET START BANK opcode) |
| C 11111 D | SET START BANK | defines bank at top of LCD |

## Where:

C = command continuation bit
$D=$ may be a logic 1 or 0 .

Table 3 Definition of PCF8578/PCF8579 commands

$\mathbf{I}^{2} \mathbf{C}$ BUS PROTOCOL (continued)
Table 3 (continued)


* See opcode for SET START BANK.


## CHARACTERISTICS OF THE I ${ }^{2} \mathrm{C}$-BUS

The $I^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.


Fig. 12 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).


Fig. 13 Definition of start and stop condition.

## CHARACTERISTICS OF THE $1^{2} \mathrm{C}$-BUS (continued)

## System configuration

A device transmitting a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message flow is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 14 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA !ine during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 15 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$-bus.

## Note

The general characteristics and detailed specification of the $\mathrm{I}^{2} \mathrm{C}$-bus is available on request.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage range | $V_{\text {DD }}$ | -0.5 | +8.0 | V |
| LCD supply voltage range | $V_{\text {LCD }}$ | VDD -11 | VDD | V |
| Input voltage range at SDA, SCL, SYNC, CLK, TEST, SA0, A0, A1, A2 and A3 | $V_{11}$ | VSS -0.5 |  | V |
| $V_{3}$ to $V_{4}$ | $\mathrm{V}_{12}$ | VLCD -0.5 | $\mathrm{V}_{\text {DD }}+0.5$ | V |
| Output voltage range at SDA |  | VSS -0.5 | DD | v |
| C0 to C39 | VO2 | VLCD -0.5 | $V_{D D}+0.5$ | v |
| DC input current | 1 | -10 | 10 | mA |
| DC output current | 10 | -10 | 10 | mA |
| VDD, VSS or VLCD current | IDD, ISS, ILCD | -50 | 50 | mA |
| Power dissipation per package | $\mathrm{P}_{\text {tot }}$ | - | 400 | mW |
| Power dissipation per output | $\mathrm{P}_{\mathrm{O}}$ | - | 100 | mW |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal orecautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ to $6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | VDD | 2.5 | - | 6.0 | V |
| LCD supply voltage |  | $V_{\text {LCD }}$ | VDD -9 | - | $V_{\text {DD }}-3.5$ | V |
| Supply current | note 1; |  |  |  |  |  |
|  | $\mathrm{f} C L K=2 \mathrm{kHz}$ | IDD1 | - | 9 | 20 | $\mu \mathrm{A}$ |
| Power-on reset level | note 2 | VPOR | - | 1.3 | 1.8 | V |
| Logic |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | VSS | - | 0.3 VDD | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH }}$ | 0.7 VDD | - | VDD | V |
| Leakage current $\qquad$ at SDA, SCL, $\overline{\text { SYNC, }}$ CLK, TEST, SAO, A0, A1, A2 and A3 | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | 'L1 | -1 | - | 1 | $\mu \mathrm{A}$ |
| SDA output current LOW | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | IOL | 3 | - | - | mA |
| Input capacitance | note 3 | $\mathrm{C}_{1}$ | - | - | 5 | pF |
| LCD outputs |  |  |  |  |  |  |
| Leakage current at $V_{3} \text { to } V_{4}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {LCD }}$ | 1L2 | -2 | - | 2 | $\mu \mathrm{A}$ |
| DC component of LCD drivers C0 to C39 |  | $\pm \mathrm{V}_{\text {DC }}$ | - | 20 | - | mV |
| Output resistance at C0 to C39 | note 4 | $\mathrm{R}_{\mathrm{COL}}$ | - | 3 | 6 | k $\Omega$ |

AC CHARACTERISTICS (note 5)
$V_{D D}=2.5$ to $6 \mathrm{~V} ; \mathrm{V}_{S S}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{LCD}}=\mathrm{V}_{\mathrm{DD}}-3.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-9 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=-40$ to $+85{ }^{\circ} \mathrm{C}$; unless otherwise specified


* Typically 0.9 to 3.3 kHz .


## Notes to the characteristics

1. Outputs are open; inputs at VDD or VSS; ${ }^{2}$ C-bus inactive; clock with $50 \%$ duty cycle.
2. Resets all logic when VDD $<$ VPOR.
3. Periodically sampled; not $100 \%$ tested.
4. Resistance measured between output terminal ( $C 0$ to $C 39$ ) and bias input ( $V_{3}$ to $V_{4}, V_{D D}$ and $V_{\text {LCD }}$ ) when the specified current flows through one output under the following conditions (see Table 1):
$V_{O P}=V_{D D}-V_{L C D}=9 \mathrm{~V}$;
$V_{3}-V_{L C D} \geqslant 4.70 \mathrm{~V} ; \mathrm{V}_{4}-\mathrm{V}_{\mathrm{LCD}} \leqslant 4.30 \mathrm{~V}$; $\mathrm{I}_{\mathrm{LOAD}}=100 \mu \mathrm{~A}$.
5. All timing values are referred to $V_{I H}$ and $V_{I L}$ levels with an input voltage swing of $V_{S S}$ to $V_{\text {DD }}$.


7221534.1

Fig. 16 Test loads.


Fig. 17 Driver timing waveforms.


Fig. $18 \quad 1^{2} \mathrm{C}$-bus timing waveforms.
APPLICATION INFORMATION

Fig. 19 Typical LCD driver system with 1:32 multiplex rate.
DEVELOPMENT DATA

Fig. 20 Split screen application with 1:16 multiplex rate for improved contrast.

APPLICATION INFORMATION (continued)

Fig. 21 Split screen application using double screen with 1:32 multiplex rate.
development data

Fig. 22 Example of single plane wiring, single screen with 1:32 multiplex rate (PCF8578 in row driver mode).

## CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: $13.6 \mathrm{~mm}^{2}$
Bonding pad dimensions: $120 \mu \mathrm{~m} \times 120 \mu \mathrm{~m}$
Fig. 23 Bonding pad locations.

Table 4 Bonding pad locations (dimensions in $\mu \mathrm{m}$ )
All $\mathrm{x} / \mathrm{y}$ co-ordinates are referenced to the bottom left corner, see Fig. 23 .

| pad | x | Y | pad | X | Y |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SDA | 1726 | 4444 | C27 | 1972 | 160 |
| SCL | 1522 | 4444 | C26 | 2176 | 160 |
| SYNC | 1318 | 4444 | C25 | 2380 | 160 |
| CLK | 1114 | 4444 | C24 | 2584 | 160 |
| VSS | 910 | 4444 | C23 | 2788 | 160 |
| TEST | 688 | 4444 | C22 | 2788 | 472 |
| SA0 | 442 | 4444 | C21 | 2788 | 736 |
| A3 | 160 | 4444 | C20 | 2788 | 976 |
| A2 | 160 | 4222 | C19 | 2788 | 1180 |
| A1 | 160 | 4018 | C18 | 2788 | 1384 |
| A0 | 160 | 3814 | C17 | 2788 | 1588 |
| VDD | 160 | 3010 | C16 | 2788 | 1792 |
| n.c. | 160 | 2806 | C15 | 2788 | 1996 |
| $V_{2}$ | 160 | 2602 | C14 | 2788 | 2200 |
| $V_{3}$ | 160 | 2398 | C13 | 2788 | 2404 |
| VLCD | 160 | 2194 | C12 | 2788 | 2608 |
| C39 | 160 | 994 | C11 | 2788 | 2812 |
| C38 | 160 | 790 | C10 | 2788 | 3016 |
| C37 | 160 | 586 | C9 | 2788 | 3220 |
| C36 | 160 | 382 | C8 | 2788 | 3424 |
| C35 | 160 | 160 | C7 | 2788 | 3628 |
| C34 | 442 | 160 | C6 | 2788 | 3868 |
| C33 | 688 | 160 | C5 | 2788 | 4132 |
| C32 | 910 | 160 | C4 | 2788 | 4444 |
| C31 | 1114 | 160 | C3 | 2584 | 4444 |
| C30 | 1318 | 160 | C2 | 2380 | 4444 |
| C29 | 1522 | 160 | C1 | 2176 | 4444 |
| C28 | 1726 | 160 | C0 | 1972 | 4444 |



Purchase of Philips ${ }^{1} I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

## CHIP.ON GLASS INFORMATION



Fig. 24 Typical chip-on glass application (viewed from underside of chip).

## Note to Fig. 24

If inputs SAO and AO to A3 are left unconnected they are internally pulled-up to $V_{D D}$.

PCF8582A

## $256 \times 8$-bit STATIC CMOS EEPROM WITH $I^{2} \mathrm{C}$-BUS INTERFACE

## GENERAL DESCRIPTION

The PCF8582A is a 2 Kbits 5 Volt electrically erasable programmable read only memory (EEPROM) organized as 256 by 8 -bits. It is designed in a floating gate CMOS technology.
As data bytes are received and transmitted via the serial $1^{2} \mathrm{C}$-bus, an eight pin DIL package is sufficient. Up to eight PCF8582A devices may be connected to the $1^{2} \mathrm{C}$-bus.
Chip select is accomplished by three address inputs.
Timing of the Erase/Write cycle can be done in two different ways; either by connecting an external clock to the "Programming Timing Control", pin (7 or 13), or by using an internal oscillator. If the latter is used an RC time constant must be connected to pin 7 or 13 .

## Features

- Non-volatile storage of 2 Kbits organized as $256 \times 8$
- Only one power supply required ( 5 V )
- On chip voltage multiplier for erase/write
- Serial input/output bus $\left(1^{2} \mathrm{C}\right)$
- Automatic word address incrementing
- Low power consumption
- One point erase/write timer
- Power on reset
- 10,000 erase/write cycles per byte
- 10 years non-volatile data retention
- Infinite number of read cycles
- Pin and address compatible to PCF8570, PCF8571, PCF8582 and PCD8572
- External clock signal possible.

A version with automotive temperature range -40 to $+125^{\circ} \mathrm{C}$ (PCF8582B) and a version with extended temperature range -40 to $+85^{\circ} \mathrm{C}$ (PCF8582C) are in preparation.

## PACKAGE OUTLINE

PCF8582AP; 8-lead dual in line; plastic (SOT97).
PCF8582AT; 16-lead mini-pack; plastic (SO16L; SOT162A).



Fig. 2 (a) Pinning diagram.


Fig. 2 (b) Pinning diagram.


Figs. 3 (a) and (b) RC circuit connections to PCF8582AP and PCF8582AT when using the internal oscillator

## FUNCTIONAL DESCRIPTION

## Characteristics of the $I^{2} \mathrm{C}$-bus

The $I^{2} \mathrm{C}$-bus is intended for communication between different ICs. The serial bus consists of two bi-directional lines, one for data signals (SDA), and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not busy.
During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.
The following bus conditions have been defined:
Bus not busy; both data and clock lines remain HIGH.
Start data transfer; a change in the state of the data line, from HIGH to LOW,
while the clock is HIGH defines the start condition. Stop data transfer; a change in the state of the data line, from LOW to HIGH, while the clock is HIGH, defines the stop condition.
Data valid; the state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a start condition and terminated with a stop condition; the number of the data bytes, transferred between the start and stop conditions is limited to two bytes in the ERASE/WRITE mode and unlimited in the READ mode. The information is transmitted in bytes and each receiver acknowledges with a ninth bit.
Within the $\mathrm{I}^{2} \mathrm{G}$-bus specifications a low speed mode ( 2 kHz clock rate) and a high speed mode ( 100 kHz clock rate) are defined. The PCF8582A operates in both modes.
By definition a device that sends a signal is called a "transmitter", and the device which receives the signal is called a "receiver". The device which controls the signal is called the "master". The devices that are controlled by the master are called "slaves".
Each word of eight bits is followed by one acknowledge bit. This acknowledge bit is a HIGH level put on the bus by the transmitter. The master generates an extra acknowledge related clock pulse.
The slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte.
The master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.
The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse in clock pulse.
Set-up and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this condition the transmitter must leave the data line HIGH to enable the master generation of the stop condition.

## Note

Detailed specifications of the $I^{2} \mathrm{C}$-bus are available on request.

## $1^{2} \mathbf{C}$-Bus Protocol

The $I^{2} \mathrm{C}$-bus configurations for different READ and WRITE cycles of the PCF8582A are shown in Fig. 4, (a), (b) and (c).

(1) After this stop condition the erase/write cycle starts and the bus is free for another transmission. The duration of the erase/write cycle is approximately 30 ms if only one byte is written and 60 ms if two bytes are written. During the erase/write cycle the slave receiver does not send an acknowledge bit if addressed via the $\mathrm{I}^{2} \mathrm{C}$-bus.
(2) The second data byte is voluntary. It is not allowed to erase/write more than two types.

Fig. 4(a) Master transmitter transmits to PCF8582A slave receiver (ERASE/WRITE mode).


Fig. 4(c) Master reads PCF8582A slave immediately after first byte (READ mode).*
Note: the slave address is defined in accordance with the $I^{2} \mathrm{C}$-bus specification as:

| 1 | 0 | 1 | 0 | $A 2$ | $A 1$ | $A 0$ | $R / W$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

* The device can be used as read only without the programming clock.
$\mathbf{I}^{2} \mathbf{C}$-bus timing


Fig. $5 I^{2} \mathrm{C}$-bus timing.

(1) If external clock for PTC is chosen, this information is latched internally by leaving pin 7 LOW after transmission of the eight bit of the word address (negative edge of SCL). The state of PTC then, may be previously undefined.

Fig. 6 (a) One-byte ERASE/WRITE cycle; (b) two-byte ERASE/WRITE cycle.

## Ratings

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{\text {DD }}$ | -0.3 | +7 | V |
| Voltage on any input pin input impedance $500 \Omega$ | $V_{1}$ | VSS -0.8 | $V_{D D}+0.8$ | V |
| Operating temperature range | Tamb | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Current into any input pin | 11. | - | 1 | mA |
| Output current | 1 O | - | 10 | mA |



Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips ${ }^{1} I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

CHARACTERISTICS
$V_{D D}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating supply voltage |  | $V_{D D}$ | 4.5 | 5.0 | 5.5 | V |
| Operating supply current READ | $V_{D D}$ max. $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ | IDD | - | - | 0.4 | mA |
| Operating supply current WRITE/ERASE | $V_{\text {DD }}$ max. | IDDW | - | - | 2.0 | mA |
| Standby supply current | $V_{\text {DD }}$ max. | ${ }^{\prime}$ DDO | - | - | 10 | $\mu \mathrm{A}$ |
| Input PTC |  |  |  |  |  |  |
| Input voltage HIGH |  |  | $V_{D D}-0.3$ | - | - | V |
| Input voltage LOW |  |  | - | - | $\mathrm{V}_{\text {SS }}+0.3$ | V |
| Input SCL and input/output SDA |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | -0.3 | - | 1.5 | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH }}$ | 3.0 | - | $V_{D D}+0.8$ | V |
| Output voltage LOW | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{DD}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {OL }}$ | - | - | 0.4 | V |
| Output leakage current HIGH | $V_{O H}=V_{D D}$ | ${ }^{\text {L LO }}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Input leakage current (SCL) | $V_{I}=V_{\text {DD }}$ or $V_{S S}$ | ${ }_{\text {I LI }}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Clock frequency |  | ${ }^{\text {f SCL }}$ | 0 | - | 100 | kHz |
| Input capacitance (SCL; SDA) |  | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| Time the bus must be free before new transmission can start |  | ${ }_{\text {t }}$ BUF | 4.7 | - | - | $\mu \mathrm{S}$ |
| Start condition hold time after which first clock pulse is generated |  | THD;STA | 4 | - | - | $\mu \mathrm{s}$ |



## Note to the characteristics

1. The hold time required to bridge the undefined region of the falling edge of SCL must be internally provided by a transmitter. It is not greater than 300 ns .

## PCF8582A

## CHARACTERISTICS (continued)

## E/W programming time control

A. Using external resistor $R_{E / W}$ and capacitor $C_{E / W}$ (see Table 1)

Table 1 Recommended R, C combinations

| $R_{E / W}$ <br> $(\mathrm{k} \Omega)$ <br> note 1 | $\mathrm{C}_{\mathrm{E} / \mathrm{W}}$ <br> $(\mathrm{nF})$ <br> note 2 | te/w (typ.) <br> (ms) <br> note 3 |
| :--- | :--- | :--- |
| 56 | 3.3 | 34 |
| 56 | 2.2 | 21 |
| 22 | 3.3 | 13 |
| 22 | 2.2 | 7.5 (note 4) |

## Notes to Table 1

1. Maximum tolerance is $10 \%$.
2. Maximum tolerance is $5 \%$.
3. Actual $E / W$ lines are mainly influenced by the tolerances in values of $R$ and $C$.
4. Minimum allowed $\mathrm{t}_{\mathrm{E}} / \mathrm{W}$ is 5 ms (see CHARACTERISTICS).
B. Using an external clock (see Table 2 and Fig.6)

Table 2 E/W programming time control using an external clock

| parameters | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :---: |
| frequency | $\mathrm{f}_{\mathrm{p}}$ | 10.0 | 50.0 | kHz |
| period LOW | t LOW | 10.0 | - | s |
| period HIGH | $\mathrm{t}_{\mathrm{HIGH}}$ | 10.0 | - | s |
| rise time | $\mathrm{t}_{\mathrm{r}}$ | - | 300 | ns |
| fall time | $\mathrm{t}_{\mathrm{f}}$ | - | 300 | ns |
| delay time | $\mathrm{t}_{\mathrm{d}}$ | 0 | - | ns |

## CLOCK CALENDAR WITH $256 \times 8$-BIT STATIC RAM

## GENERAL DESCRIPTION

The PCF8583 is a low power 2048-bit static CMOS RAM organized as 256 words by 8 -bits. Addresses and data are transferred serially via a two-line bidirectional bus ( $\left.I^{2} \mathrm{C}\right)$. The built-in word address register is incremented automatically after each written or read data byte. One address pin AO is used for programming the hardware address, allowing the connection of two devices to the bus without additional hardware. The built-in 32.768 kHz oscillator circuit and the first 8 bytes of the RAM are used for the clock/calendar and counter functions. The next 8 bytes may be programmed as alarm registers or used as free RAM space.

## Features

- $1^{2} \mathrm{C}$-bus interface operating supply voltage: 2.5 V to 6 V
- Clock operating supply voltage ( 0 to $70^{\circ} \mathrm{C}$ ): 1.0 V to 6 V
- Data retention voltage: 1.0 V to 6 V
- Operating current (fsCL $=0 \mathrm{~Hz}$ ): max. $50 \mu \mathrm{~A}$
- Clock function with four year calendar
- 24 or 12 hour format
- 32.768 kHz or 50 Hz time base
- Serial input/output bus $\left(I^{2} \mathrm{C}\right)$
- Automatic word address incrementing
- Programmable alarm, timer and interrupt function


Fig. 1 Block diagram.

## PACKAGE OUTLINES

PCF8583P: 8-lead DIL; plastic (SOT97).
PCF8583T: 8-lead mini-pack; plastic (SO8L; SOT176A).

## PINNING

1 OSCI
2 OSCO
3 AO
$4 \quad V_{S S}$
5 SDA
6 SCL
7 INT
$8 V_{D D}$
oscillator input, 50 Hz or event-pulse input
oscillator output
address input
negative supply
serial data line serial clock line $\}$ $1^{2} \mathrm{C}$-bus open drain interrupt output (active low)
positive supply


Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | $\min$. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range (pin 8) | $\mathrm{V}_{\mathrm{DD}}$ | -0.8 | +7.0 | V |
| Supply current (pin 4 or pin 8) | $\mathrm{I}_{\mathrm{DD}} ; \mathrm{ISS}$ | - | 50 | mA |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | -0.8 to $\mathrm{V}_{\mathrm{DD}}$ | +0.8 | V |
| DC input current | $\mathrm{I}_{\mathrm{I}}$ | - | 10 | mA |
| DC output current | $\mathrm{I}_{\mathrm{O}}$ | - | 10 | mA |
| Power dissipation per package | $\mathrm{P}_{\text {tot }}$ | - | 300 | mW |
| Power dissipation per output | $\mathrm{P}_{\mathrm{O}}$ | - | 50 | mW |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -40 | +85 | $\mathrm{o}_{\mathrm{C}}$ |
| Storage temperature range | $\mathrm{T}_{\mathrm{stg}}$ | -65 | +150 | $\mathrm{o}_{\mathrm{C}}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## FUNCTIONAL DESCRIPTION

The PCF8583 contains a 256 by 8 -bit RAM with an 8 -bit auto-increment address register, an on-chip 32.768 kHz oscillator circuit, a frequency divider, a serial two-line bidirectional $I^{2} \mathrm{C}$-bus interface and a power-on reset circuit.

The first 8 bytes of the RAM (memory addresses 00 to 07 ) are designed as addressable 8 -bit parallel registers. The first register (memory address 00 ) is used as a control/status register. The memory addresses 01 to 07 are used as counters for the clock function. The memory addresses 08 to 0 F are free RAM locations or may be programmed as alarm registers.

## Counter function modes

When the control/status register is set a 32.768 kHz clock mode, a 50 Hz clock mode or an eventcounter mode can be selected.
In the clock modes the hundredths of a second, seconds, minutes, hours, date, month (four year calendar) and weekdays are stored in a BCD format. The timer register stores up to 99 days. The eventcounter mode is used to count pulses applied to the oscillator input (OSCO left open). The event counter stores up to 6 digits of data.
When one of the counters is read (memory locations 01 to 07 ), the contents of all counters are strobed into capture latches at the beginning of a read cycle. Therefore faulty reading of the count during a carry condition is prevented.
When a counter is written, other counters are not affected.

## Alarm function modes

By setting the alarm enable bit of the control/status register the alarm control register (address 08) is activated.
By setting the alarm control register a dated alarm, a daily alarm, a weekday alarm or a timer alarm may be programmed. In the clock modes, the timer register (address 07) may be programmed to count hundredths of a second, seconds, minutes, hours or days. Days are counted when an alarm is not programmed.

Whenever an alarm event occurs the alarm flag of the control/status register is set. A timer alarm event will set the alarm flag and an overflow condition of the timer will set the timer flag. The open drain interrupt output is switched on (active LOW) when the alarm or timer flag is set (enabled). The flags remain set until directly reset by a write operation.
When a timer function without any alarm function is programmed the remaining alarm registers (addresses 09 to OF ) may be used as free RAM space.

## PCF8583

## Control/status register

The control/status register is defined as the memory location 00 with free access for reading and writing via the $I^{2} \mathrm{C}$-bus. All functions and options are controlled by the contents of the control/status register (see Fig.3).

Fig. 3 Control/status register.

## Counter registers

In the different modes the counter registers are programmed and arranged as shown in Fig.4. Counter cycles are listed in Table 1.
In the clock modes 24 h or 12 h format can be selected by setting the most significant bit of the hours counter register. The format of the hours counter is shown in Fig.5.
The year and date are packed into memory location 05 (see Fig.6). The weekdays and months are packed into memory location 06 (see Fig.7). When reading these memory locations the year and weekdays are masked out when the mask flag of the control/status register is set. This allows the user to read the date and month count directly.
In the event-counter mode events are stored in BCD format. D5 is the most significant and D0 the least significant digit. The divider is by-passed.


Fig. 4 Register arrangement.

## Counter registers (continued)



Memory location 04 (hours counter) reset state: 00000000

Unit hours BCD
Ten hours (0 to 2 binary)
AM/PM flag:
0 AM
1 PM
Format:
024 h format, AM/PM flag remains unchanged
$1 \quad 12 \mathrm{~h}$ format, AM/PM flag will be updated

Fig. 5 Format of the hours counter.


Fig. 6 Format of the year/date counter.


Fig. 7 Format of the weekdays/months counter.

Table 1 Cycle length of the time counters, clock modes

| unit | counting cycle | carry to the next unit | contents of the month counter |
| :---: | :---: | :---: | :---: |
| hundredths of a second <br> seconds <br> minutes <br> hours ( 24 h ) <br> hours (12 h) <br> date <br> months <br> year <br> weekdays <br> timer | 00 to 99 <br> 00 to 59 <br> 00 to 59 <br> 00 to 23 <br> 12 AM, <br> 01 AM to <br> 11 AM, <br> 12 PM, <br> 01 PM to <br> 11 PM <br> 01 to 31 <br> 01 to 30 <br> 01 to 29 <br> 01 to 28 <br> 01 to 12 <br> 0 to 3 <br> 0 to 6 <br> 00 to 99 | 99 to 00 <br> 59 to 00 <br> 59 to 00 <br> 23 to 00 <br> 11 PM to 12 AM <br> 31 to 01 <br> 30 to 01 <br> 29 to 01 <br> 28 to 01 <br> 12 to 01 <br> 6 to 0 <br> no carry | $\begin{aligned} & 1,3,5,7,8,10,12 \\ & 4,6,9,11 \\ & 2, \text { year }=0 \\ & 2, \text { year }=1,2,3 \end{aligned}$ |

## Alarm control register

When the alarm enable bit of the control/status register is set the alarm control register (address 08) is activated. All alarm, timer and interrupt output functions are controlled by the contents of the alarm control register (see Figs 8a and 8b).

## MSB <br> LSB

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Memory location 08
reset state: 00000000

Timer function:
000 no timer
001 hundredths of a second
010 seconds
011 minutes
100 hours
101 days
110 not used
111 test mode, all counters in parallel

Timer interrupt enable:
0 timer flag, no interrupt
1 timer flag, interrupt
Clock alarm function:
00 no clock alarm
01 daily alarm
10 weekday alarm
11 dated alarm
Timer alarm enable:
0 no timer alarm
1 timer alarm
Alarm interrupt enable:
(Valid only when "alarm enable" in control/status register is set)

0 alarm flag, no interrupt
1 alarm flag, interrupt

Fig.8a Alarm control register, clock modes.


Fig.8b Alarm control register, event-counter mode.

## Alarm registers

All alarm registers are allocated with a constant address offset of hex 08 to the corresponding counter registers.
An alarm goes off when the contents of the alarm registers matches bit-by-bit the contents of the involved counter registers. The year and weekday bits are ignored in a dated alarm. A daily alarm ignores the month and date bits. When a weekday alarm is selected, the contents of the alarm weekday/month register will select the weekdays on which an alarm is activated (see Fig.9).
Note: In the 12 h mode bits 6 and 7 of the alarm hours register must be the same as the hours counter.


Fig. 9 Selection of alarm weekdays.

## Interrupt output

The open-drain n-channel interrupt output is programmed by setting the alarm control register. It is switched on (active LOW) when the alarm flag or the timer flag is set. In the clock mode without alarm the output sequence is controlled by the timer flag. The OFF voltage of the interrupt output may exceed the supply voltage.

## Oscillator and divider

A 32.768 kHz quartz crystal has to be connected to OSCI (pin 1) and OSCO (pin 2). A trimmer capacitor between OSCI and $V_{D D}$ is used for tuning the oscillator (see quartz frequency adjustment). A 100 Hz clock signal is derived from the quartz oscillator for the clock counters.
In the 50 Hz clock mode or event-counter mode the oscillator is disabled and the oscillator input is switched to a high impedance state. This allows the user to feed the 50 Hz reference frequency or an external high speed event signal into the input OSCI.

## Initialization

When power-up occurs the $I^{2} \mathrm{C}$-bus interface, the control/status register and all clock counters are reset. The device starts time keeping in the 32.768 kHz clock mode with the 24 h format on the first of January at $0.00 .00: 00.1 \mathrm{~Hz}$ is output at the interrupt (starts HIGH). This can be disabled by setting the alarm enable bit in the control/status register.
A second level-sensitive reset signal to the $I^{2} \mathrm{C}$-bus interface is generated as soon as the supply voltage drops below the interface reset level. This reset signal does not affect the control/status or clock counter registers.
It is recommended to set the stop counting flag of the control/status register before loading the actual time into the counters. Loading of illegal states will lead to a clock malfunction but will not latch-up the device.

## CHARACTERISTICS OF THE $I^{2}$ C-BUS

The $I^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.


Fig. 10 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).


Fig. 11 Definition of start and stop condition.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 12 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledge has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 13 Acknowledgement on the $I^{2} \mathrm{C}$-bus.

Timing specifications
All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL clock frequency | ${ }^{\text {f }}$ SCL | - | - | 100 | kHz |
| Tolerable spike width on bus | ${ }^{\text {t }}$ W | - | - | 100 | ns |
| Bus free time | ${ }^{\text {t }}$ BUF | 4.7 | - | - | $\mu \mathrm{S}$ |
| Start condition set-up time | ${ }^{\text {tSU }}$ STA | 4.7 | - | - | $\mu \mathrm{S}$ |
| Start condition hold time | ${ }^{\text {thD }}$; STA | 4.0 | - | - | $\mu \mathrm{S}$ |
| SCL LOW time | t LOW | 4.7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | $\mathrm{t}_{\mathrm{HIGH}}$ | 4.0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 1.0 | $\mu \mathrm{s}$ |
| SCL and SDA fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 0.3 | $\mu \mathrm{s}$ |
| Data set-up time | ${ }^{\text {t }}$ SU; DAT | 250 | - | - | ns |
| Data hold time | ${ }^{\text {thD }}$; DAT | 0 | - | - | ns |
| SCL LOW to data out valid | ${ }^{\text {t V }}$; DAT | - | - | 3.4 | $\mu \mathrm{s}$ |
| Stop condition set-up time | ${ }^{\text {t }}$ SU; STO | 4.0 | - | - | $\mu \mathrm{s}$ |

PROTOCOL

|  | START <br> CCNDITION <br> (S) | BIT 7 <br> MSB <br> (A7) | BIT 6 |
| :--- | :--- | :--- | :--- | :--- |
| (A6) |  |  |  |


| BIT 0 | ACKNOW- | STOP |  |
| :--- | :--- | :--- | :--- |
| LSB | LEDGE | CONDITION |  |
| (R/W) | (A) | (P) |  |

SCL


Fig. $14 \mathrm{I}^{2} \mathrm{C}$-bus timing diagram; rise and fall times refer to $\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$.

## $I^{2} \mathrm{C}$-bus protocol

Before any data is transmitted on the $1^{2} \mathrm{C}$-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure. The $I^{2} \mathrm{C}$-bus configuration for the different PCF8583 READ and WRITE cycles is shown in Fig. 15.


Fig.15a Master transmits to slave receiver (WRITE mode).


Fig. 15b Master reads after setting word address (WRITE word address; READ data).


Fig. 15c Master reads slave immediately after first byte (READ mode).

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.5$ to $6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage operating clock | $\mathrm{T}_{\text {amb }}=0$ to $+70^{\circ} \mathrm{C}$ | $V_{\text {DD }}$ $V_{\text {DD }}$ | 2.5 1.0 | - | 6.0 | V |
| Supply currentoperatingclockclock | $\mathrm{f}_{\text {SCL }}=100 \mathrm{kHz}$ | ${ }^{\text {I DD }}$ | - | - | 200 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ | IDDO | - | 10 | 50 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}$ | 'DDO | - | 2 | 10 | $\mu \mathrm{A}$ |
| Power-on reset voltage level | note 1 | VPOR | 1.5 | 1.9 | 2.3 | V |
| Inputs; Input/output SDA |  |  |  |  |  |  |
| Input voltage LOW | note 2 | $V_{\text {IL }}$ | -0.8 | - | $0.3 V_{\text {DD }}$ | V |
| Input voltage HIGH | note 2 | V IH | $0.7 V_{\text {DD }}$ | - | $\begin{aligned} & V_{D D} \\ & +0.8 \end{aligned}$ | V |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | ${ }^{\text {I OL }}$ | 3 | - | - | mA |
| Leakage current | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | \|l| | - | - | 1 | $\mu \mathrm{A}$ |
| A0; OSCI |  |  |  |  |  |  |
| Input leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | ILII | - | - | 250 | nA |
| SCL; SDA |  |  |  |  |  |  |
| Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {SS }}$ | $C_{1}$ | - | - | 7 | pF |
| Output INT |  |  |  |  |  |  |
| Output current LOW | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | ${ }^{\text {IOL }}$ | 3 | - | - | mA |
| Leakage current | $\mathrm{V}_{1}=\mathrm{V}_{\text {DD }}$ or $\mathrm{V}_{\text {SS }}$ | \|lı | - | - | 1 | $\mu \mathrm{A}$ |
| LOW $V_{D D}$ data retention |  |  |  |  |  |  |
| Supply voltage for data retention |  | $V_{\text {DDR }}$ | 1 | - | 6 | V |
| Supply current | note 3 |  |  |  |  |  |
|  | $\begin{aligned} & V_{D D R}=1 \mathrm{~V} \\ & T_{a m b}=-25 \text { to } \\ & +70^{\circ} \mathrm{C} ; \end{aligned}$ | IDDR | - | - | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\text {DDR }}=1 \mathrm{~V}$ | IDDR | - | - | 2 | $\mu \mathrm{A}$ |



## Notes to the characteristics

1. The power-on reset circuit resets the $I^{2} \mathrm{C}$-bus logic' when $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{P O R}$.
2. When the voltages are a diode voltage above or below the supply voltage $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ an input current will flow; this current must not exceed $\pm 0.5 \mathrm{~mA}$.
3. Event or 50 Hz mode only (no Quartz).
4. Event mode only.

## APPLICATION INFORMATION

## Quartz frequency adjustment

## Method 1: Fixed OSCI capacitor

By evaluating the average capacitance necessary for the application layout a fixed capacitor can be used. The frequency is best measured via the 1 Hz signal available after power-on at the interrupt output (pin 7). The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average $\pm 5 \times 10^{-6}$ ). Average deviations of $\pm 5$ minutes per year can be achieved.

## Method 2: OSCI Trimmer

Using the alarm function (via the $I^{2} \mathrm{C}$-bus) a signal faster than 1 Hz can be generated at the interrupt output for fast setting of a trimmer.
Procedure:
Power-on
Initialization (alarm function)
Routine:
Set clock to time T and set alarm to time $\mathrm{T}+\mathrm{dT}$.
At time $T+d T$ (interrupt) repeat routine.
If time dT is approximately 10 ms a frequency of approximately 40 Hz is obtained.

## APPLICATION INFORMATION (continued)

The PCF8583 slave address has a fixed combination 1010 as group 1.


Fig. 16 PCF8583 address.


Recommendation:
Connect a $4.7 \mu \mathrm{~F} 10 \mathrm{~V}$ solid aluminium ( SAL ) capacitor between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.
Fig. 17 PCF8583 application diagram.


Fig. 18 Typical supply current as a function of supply voltage (clock); $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$.


Purchase of Philips $1^{2} \mathrm{C}$ components conveys a license under the Philips $1^{2} \mathrm{C}$ patent to use the components in the $I^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

## 8-BIT A/D AND D/A CONVERTER

## GENERAL DESCRIPTION

The PCF8591 is a single chip, single supply low power 8 -bit CMOS data acquisition device with four analogue inputs, one analogue output and a serial $I^{2} \mathrm{C}$ bus interface. Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the $I^{2} \mathrm{C}$ bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional bus ( $1^{2} \mathrm{C}$ ).
The functions of the device include analogue input multiplexing, on-chip track and hold function, 8 -bit analogue-to-digital conversion and an 8 -bit digital-to-analogue conversion. The maximum conversion rate is given by the maximum speed of the $\mathrm{I}^{2} \mathrm{C}$ bus.

## Features

- Single power supply
- Operating supply voltage $2,5 \mathrm{~V}$ to 6 V
- Low standby current
- Serial input/output via $\mathrm{I}^{2} \mathrm{C}$ bus
- Address by 3 hardware address pins
- Sampling rate given by $\mathrm{I}^{2} \mathrm{C}$ bus speed
- 4 analogue inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analogue voltage range from $V_{S S}$ to $V_{D D}$
- On-chip track and hold circuit
- 8-bit successive approximation $A / D$ conversion
- Multiplying DAC with one analogue output


## APPLICATIONS

Closed loop control systems; low power converter for remote data acquisition; battery operated equipment; acquisition of analogue values in automotive, audio and TV applications.

## PACKAGE OUTLINES

PCF8591P:16-lead DIL; plastic (SOT38).
PCF8591T:16-lead mini-pack; plastic (SO16L; SOT162A).


Fig. 1 Block diagram.


Fig. 2 Pinning diagram.

## PINNING

1. AINO
2. AIN1
3. AIN2
4. AIN3
5. AO
6. A1
7. A2
8. $\mathrm{V}_{\mathrm{SS}}$
9. SDA
10. SCL
11. OSC
12. EXT
13. AGND
14. $V_{\text {REF }}$
15. AOUT
$16 \mathrm{~V}_{\mathrm{DD}}$
analogue inputs (A/D converter)
hardware address
negative supply voltage
$1^{2} \mathrm{C}$ bus data input/output
$1^{2} \mathrm{C}$ bus clock input/output oscillator input/output
external/internal switch for oscillator input analogue ground
voltage reference input
analogue output ( $D / A$ converter)
positive supply voltage

## FUNCTIONAL DESCRIPTION

## Adressing

Each PCF8591 device in an $1^{2} \mathrm{C}$ bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the $I^{2} \mathrm{C}$ bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figs 3 and 10).


Fig. 3 Address byte.

## Control byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.
The upper nibble of the control register is used for enabling the analogue output, and for programming the analogue inputs as single-ended or differential inputs. The lower nibble selects one of the analogue input channels defined by the upper nibble (see Fig. 4). If the auto-increment flag is set the channel number is incremented automatically after each A/D conversion.
The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0. The most significant bits of both nibbles are reserved for future functions and have to be set to 0 . After a power-on reset condition all bits of the control register are reset to 0 . The D/A converter and the oscillator are disabled for power saving. The analogue output is switched to a high impedance state.


ANALOGUE INPUT PROGRAMMING:
00 Four single ended inputs


01 Three differential inputs


10 Single ended and differential mixed


11 Two differential inputs


ANALOGUE OUTPUT ENABLE FLAG:
(analogue output active if 1 )
7280961

Fig. 4 Control byte.

## D/A conversion

The third byte sent to a PCF8591 device is stored in the DAC data register and is converted to the corresponding analogue voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to the external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig. 5).
The analogue output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analogue output enable flag of the control register. In the active state the output voltage is held until a further data byte is sent.
The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.
The output voltage supplied to the analogue output AOUT is given by the formula shown in Fig. 6. The waveforms of a D/A conversion sequence are shown in Fig. 7.


Fig. 5 DAC resistor divider chain.
MSB

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | DAC data <br> register |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Fig. 6 DAC data and d.c. conversion characteristics.


Fig. 7 D/A conversion sequence.

## A/D conversion

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high gain comparator are used temporarily during an $A / D$ conversion cycle.
An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the acknowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig. 8).
Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8 -bit binary code. Samples picked up from differential inputs are converted to an 8 -bit two's complement code (see Fig. 9). The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.
The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a power-on reset condition the first byte read is a hexadecimal 80 . The protocol of an $1^{2} \mathrm{C}$ bus read cycle is shown in Fig. 10.
The maximum $A / D$ conversion rate is given by the actual speed of the $I^{2} C$ bus.


Fig. $8 \mathrm{~A} / \mathrm{D}$ conversion sequence.


Fig. 9a $A / D$ conversion characteristics of single-ended inputs.


Fig. 9b A/D conversion characteristics of differential inputs.

## Reference voltage

For the $D / A$ and $A / D$ conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins $V_{\text {REF }}$ and AGND). The AGND pin has to be connected to the system analogue ground and may have a d.c. off-set with reference to $V_{S S}$.
A low frequency may be applied to the $\mathrm{V}_{\text {REF }}$ and AGND pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Application Information and Fig. 6.
The A/D converter may also be used as a one or two quadrant analogue divider. The analogue input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

## Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to $\mathrm{V}_{\text {SS }}$. At the OSC pin the oscillator frequency is available.
If the EXT pin is connected to $V_{\text {DD }}$ the oscillator output OSC is switched to a high impedance state allowing the user to feed an external clock signal to OSC.

## Bus protocol

After a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition ( P ) and the acknowledge bit ( A ) refer to the $1^{2} \mathrm{C}$ bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.


Fig. 10a Bus protocol for write mode, D/A conversion.


Fig. 10b Bus protocol for read mode, A/D conversion.

## CHARACTERICS OF THE $I^{2} \mathrm{C}$ BUS

The $I^{2} \mathrm{C}$ bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## Bit transfer

One data bit is transfered during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.


Fig. 11 Bit transfer.

## Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).


Fig. 12 Definition of start and stop condition.

## System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".


Fig. 13 System configuration.

## Acknowledge.

The number of data bytes transfered between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.


Fig. 14 Acknowledgement on the $\mathrm{I}^{2} \mathrm{C}$ bus.

## Timing specifications

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to $\mathrm{V}_{\text {IL }}$ and $\mathrm{V}_{\text {IH }}$ with an input voltage swing of $\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {DD }}$.

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :---: | :---: | :---: | :--- |
| SCL clock frequency | fSCL | - | - | 100 | kHz |
| Tolerable spike width on bus | tSW | - | - | 100 | ns |
| Bus free time | tBUF | 4,0 | - | - | $\mu \mathrm{s}$ |
| Start condition set-up time | tSU;STA | 4,0 | - | - | $\mu \mathrm{s}$ |
| Start condition hold time | tHD; STA | 4,7 | - | - | $\mu \mathrm{s}$ |
| SCL LOW time | tLOW | 4,7 | - | - | $\mu \mathrm{s}$ |
| SCL HIGH time | tHIGH | 4,0 | - | - | $\mu \mathrm{s}$ |
| SCL and SDA rise time | tR | - | - | 1,0 | $\mu \mathrm{~s}$ |
| SCL and SDA fall time | tF | - | - | 0,3 | $\mu \mathrm{~s}$ |
| Data set-up time | tSU; DAT | 250 | - | - | ns |
| Data hold time | tHD; DAT | 0 | - | - | ns |
| SCL LOW to data out valid | tVD; DAT | - | - | 3,4 | $\mu \mathrm{~s}$ |
| Stop condition set-up time | tSU;STO | 4,0 | - | - | $\mu \mathrm{s}$ |

PROTOCOL

|  | START | BIT 7 | BIT 6 |  |
| :--- | :--- | :--- | :--- | :--- |
|  | CONDITION | MSB <br> (S) | (A7) | (A6) |


| BIT 0 | ACKNOW- | STOP |  |
| :--- | :--- | :--- | :--- |
| LSB | LEDGE | CONDITION |  |
| $(R / W)$ | (A) | (P) |  |

SCL
SDA
7281193.1


Fig. $15 I^{2} \mathrm{C}$ bus timing diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range
Voltage on any pin
Input current d.c.
Output current d.c.
VDD or $V_{\text {SS }}$ current
Power dissipation per package
Power dissipation per output
Storage temperature range
Operating ambient
temperature range

| $V_{D D}$ | $-0,5$ to $+8,0 \mathrm{~V}$ |  |
| :--- | ---: | ---: |
| $V_{\text {I }}$ |  | $-0,5$ to $V_{D D}+0,5 \mathrm{~V}$ |
| II | max. | 10 mA |
| IO | max. | 20 mA |
| IDD, ISS | max. | 50 mA |
| P $_{\text {tot }}$ | max. | 300 mW |
| P | max. | 100 mW |

$\mathrm{T}_{\mathrm{stg}}$
-40 to $+85{ }^{\circ} \mathrm{C}$

Note:
Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2,5 \mathrm{~V}$ to $6 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage | operating | $V_{\text {DD }}$ | 2,5 | - | 6,0 | V |
| Supply current | standby |  |  |  |  |  |
|  | $V_{I}=V_{S S} \text { or } V_{D D}$ <br> no load | IDDO | - | 1 | 15 | $\mu \mathrm{A}$ |
| Supply current | operating; AOUT off; $\mathrm{f}_{\mathrm{SCL}}=100 \mathrm{kHz}$ | IDD1 | - | 125 | 250 | $\mu \mathrm{A}$ |
| Supply current | AOUT active; $\mathrm{f} C \mathrm{CL}=100 \mathrm{kHz}$ | IDD2 | - | 0,45 | 1,0 | mA |
| Power-on reset level | note 1 | VPOR | 0,8 | - | 2,0 | V |
| Digital inputs/output | SCL, SDA, A0, A1, A2 |  |  |  |  |  |
| Input voltage | LOW | $\mathrm{V}_{\text {IL }}$ | 0 | - | $0,3 \times V_{\text {DD }}$ | V |
| Input voltage | HIGH | $V_{\text {IH }}$ | $0,7 \times V_{\text {DD }}$ | - | VDD | V |
| Input current | leakage; $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{S S}$ to $\mathrm{V}_{D D}$ | 11 | - | - | 250 | nA |
| Input capacitance |  | $C_{1}$ | - | - | 5 | pF |
| SDA output current | leakage; <br> HIGH at $\mathrm{V}_{\mathrm{OH}}=\mathrm{VDO}_{\mathrm{D}}$ | 10 | - | - | 250 | nA |
| SDA output current | LOW at $\mathrm{V}_{\mathrm{OL}}=0,4 \mathrm{~V}$ | IOL | 3,0 | - | - | mA |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference voltage inputs | $V_{\text {REF, }}$ AGND |  |  |  |  |  |
| Voltage range | reference | $V_{\text {REF }}$ | VAGND | - | VDD | V |
| Voltage range | analogue ground | $V_{\text {AGND }}$ | VSS | - | $V_{\text {REF }}$ | V |
| Input current | leakage | 1 | - | - | 250 | nA |
| Input resistance | VREF to AGND | $\mathrm{R}_{\text {REF }}$ | - | 100 | - | k $\Omega$ |
| Oscillator | OSC, EXT |  |  |  |  |  |
| Input current | leakage | 1 | - | - | 250 | nA |
| Oscillator frequency |  | fosc | 0,75 | - | 1,25 | MHz |

## D/A CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=5,0 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=5,0 \mathrm{~V} ; \mathrm{V}_{\text {AGND }}=0 \mathrm{~V} ; \mathrm{R}_{\text {load }}=10 \mathrm{k} \Omega ; \mathrm{C}_{\text {load }}=100 \mathrm{pF}$;
$T_{a m b}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analogue output |  |  |  |  |  |  |
| Output voltage range | no resistive load | $\mathrm{V}_{\text {OA }}$ | VSS | - | $V_{D D}$ | V |
| Output voltage range | $\mathrm{R}_{\text {load }}=10 \mathrm{k} \Omega$ | VOA | VSS | - | $0,9 x \vee D D$ | V |
| Output current | leakage; <br> AOUT disabled | ILO | - | - | 250 | nA |
| Accuracy |  |  |  |  |  |  |
| Offset error | Tamb $=25^{\circ} \mathrm{C}$ | $\mathrm{OS}_{\mathrm{e}}$ | - | - | 50 | mV |
| Linearity error |  | Le | - | - | $\pm 1,5$ | LSB |
| Gain error | no resistive load | $\mathrm{G}_{\mathrm{e}}$ | - | - | 1 | \% |
| Settling time | to $1 / 2$ LSB full scale step | ${ }^{\text {t }}$ AC | - | - | 90 | $\mu \mathrm{s}$ |
| Conversion rate |  | $f_{\text {fac }}$ | - | - | 11,1 | kHz |
| Supply noise rejection | at $\mathrm{f}=100 \mathrm{~Hz}$; $V_{D D}=0,1 \mathrm{VPP}$ | SNRR | - | 40 | - | dB |

A/D CHARACTERISTICS
$\mathrm{V}_{\mathrm{DD}}=5,0 \mathrm{~V} ; \mathrm{V}_{\text {SS }}=0 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=5,0 \mathrm{~V} ; \mathrm{V}_{\text {AGND }}=0 \mathrm{~V} ; \mathrm{R}_{\text {source }}=10 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C}$ to $+85{ }^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Analogue inputs |  |  |  |  |  |  |
| Input voltage range |  | $V_{\text {IA }}$ | VSS | - | VDD | $\checkmark$ |
| Input current | leakage | IIA | - | - | 100 | nA |
| Input capacitance |  | $\mathrm{C}_{\text {IA }}$ | - | 10 | - | pF |
| Input capacitance | differential | CID | - | 10 | - | pF |
| Single-ended voltage | measuring range | VIS | VAGND | - | $V_{\text {REF }}$ | V |
| Differential voltage | measuring range; <br> $V_{F S}=V_{\text {REF }}$ <br> $-V_{\text {AGND }}$ | VID | $\frac{-V_{\text {FS }}}{2}$ | - | $\frac{+V_{\text {FS }}}{2}$ | V |
| Accuracy |  |  |  |  |  |  |
| Offset error | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | $\mathrm{OS}_{\mathrm{e}}$ | - | - | 20 | mV |
| Linearity error |  | Le | - | - | $\pm 1,5$ | LSB |
| Gain error |  | $\mathrm{Ge}_{\mathrm{e}}$ | - | - | 1 | \% |
| Gain error | small-signal; $\Delta V_{\text {IN }}=16 \text { LSB }$ | GSe | - | - | 5 | \% |
| Rejection ratio | common-mode | CMRR | - | 60 | - | dB |
| Supply noise rejection | $\begin{aligned} & \text { at } f=100 \mathrm{~Hz} \\ & V_{\text {DDN }}=0,1 \times V_{P P} \end{aligned}$ | SNRR | - | 40 | - | dB |
| Conversion time |  | ${ }^{\text {t }}$ ADC | - | - | 90 | $\mu \mathrm{s}$ |
| Sampling/conversion rate |  | ${ }^{\text {f }}$ ADC | - | - | 11.1 | kHz |

## Note

1. The power on reset circuit resets the $I^{2} \mathrm{C}$ bus logic when $V_{D D}$ is less than $V_{P O R}$.


Purchase of Philips' $I^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

(a) internal oscillator; $\mathrm{T}_{\mathrm{amb}}=+27^{\circ} \mathrm{C}$.

(b) external oscillator.

Fig. 16 Operating supply current against supply voltage (analogue output disabled).


Fig. 17 Output impedance of analogue output buffer (near power rails).
The $x$-axis represents the hex input-code equivalent of the output voltage.

## APPLICATION INFORMATION

Inputs must be connected to $\mathrm{V}_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ when not in use. Analogue inputs may also be connected to AGND or VREF.
In order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analogue signal paths the user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ( $>10 \mu \mathrm{~F}$ ) are recommended for power supply and reference voltage inputs.


Fig. 18 Application diagram.

## 7-BIT ANALOGUE-TO-DIGITAL CONVERTER (ADC 7)

## GENERAL DESCRIPTION

The PNA7509 is a monolithic NMOS 7-bit analogue-to-digital converter (ADC) designed for video applications. The device converts the analogue input signal into 7 -bit binary coded digital words at a sampling rate of 22 MHz .
The circuit comprises 129 comparators, a reference resistor chain, combining logic, transcoder stages, and TTL output buffers which are positive edge triggered and can be switched into 3 -state mode. The digital output is selectable in two's complement or binary coding.
The use of separate outputs for overflow and underflow detection facilitates full-scale driving.

## Features

- 7-bit resolution
- No external sample and hold required
- High input impedance
- Binary or two's complement 3 -state TTL outputs
- Overflow and underflow 3 -state TTL outputs
- All outputs positive-edge triggered
- Standard 24-pin package


## Applications

- High-speed A/D conversion
- Video signal digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research


## QUICK REFERENCE DATA

Measured over full voltage and temperature range unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (pins 3, 12, 23) |  | $V_{\text {DD5 }}$ | 4,5 | - | 5,5 | V |
| Supply voltage (pin 24) |  | VDD10 | 9,5 | - | 10,5 | V |
| Supply current (pins 3, 12, 23) | note 1 | IDD5 | - | - | 65 | mA |
| Supply current (pin 24) | note 1 | IDD10 | - | - | 13 | mA |
| Reference current (pins 4, 20) |  | 1 ref | 150 | - | 450 | $\mu \mathrm{A}$ |
| Reference voltage LOW (pin 20) |  | $V_{\text {refL }}$ | 2,4 | 2,5 | 2,6 | V |
| Reference voltage HIGH (pin 4) |  | $V_{\text {refH }}$ | 5,0 | 5,1 | 5,2 | v |
| Non-linearity integral | $\mathrm{f}_{\mathrm{i}}=1,1 \mathrm{kHz}$ | INL | - | - | $\pm 1 / 2$ | LSB |
| differential |  | DNL | - | - | $\pm 1 / 2$ | LSB |
| -3dB Bandwidth |  | B | 11 | - | - | MHz |
| Clock frequency (pin 14) |  | ${ }^{\text {f CLK }}$ | 1 | - | 22 | MHz |
| Total power dissipation | note 1 | $P_{\text {tot }}$ | - | - | 500 | mW |

## Note to quick reference data

1. Measured under nominal conditions: $V_{D D 5}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 10}=10 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=22^{\circ} \mathrm{C}$.

## PACKAGE OUTLINES

24-lead DIL; plastic (SOT101A).


## Note

All three pins 3,12 and 23 must be connected to positive supply voltage +5 V .
Fig. 1 Block diagram.

PINNING

| 1 | $V_{1}$ | analogue voltage input |
| :---: | :---: | :---: |
| 2 | AGND | analogue ground |
| 3 | $V_{\text {DD5 }}$ | positive supply voltage ( +5 V ) |
| 4 | $V_{\text {refH }}$ | reference voltage HIGH |
| 5 | STC | select two's complement |
| 6 | OVFL | overflow |
| 7 | bit 6 | most-significant bit (MSB) |
| 8 | bit 5 |  |
| 9 | bit 4 |  |
| 10 | bit 3 |  |
| 11 | bit 2 |  |
| 12 | $\mathrm{V}_{\text {DD5 }}$ | positive supply voltage ( +5 V ) |
| 13 | DGND | digital ground |
| 14 | ${ }^{\text {f CLK }}$ | clock input |
| 15 | bit 1 |  |
| 16 | bit 0 | least-significant bit (LSB) |
| 17 | UNFL | underflow |
| 18 | $\overline{\mathrm{CE} 1}$ | chip enable input 1 |
| 19 | $V_{B B}$ | back bias output |
| 20 | $V_{\text {refL }}$ | reference voltage LOW |
| 21 | CE 2 | chip enable input 2 |
| 22 | n.c. | not connected |
| 23 | $\mathrm{V}_{\text {DD5 }}$ | positive supply voltage ( +5 V ) |
| 24 | VDD10 | positive supply voltage ( +10 V ) |

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pins $3,12,23$ )
Supply voltage range (pin 24)
Input voltage range
Output current
Total power dissipation
Storage temperature range
Operating ambient temperature range

| $\mathrm{V}_{\text {DD5 }}$ | $-0,5$ to +7 V |
| :--- | ---: |
| $\mathrm{~V}_{\text {DD10 }}$ | $-0,5$ to +12 V |
| $\mathrm{~V}_{\mathrm{I}}$ | $-0,5$ to +7 V |
| $\mathrm{I}_{\mathrm{O}}$ | 5 mA |
| $\mathrm{P}_{\text {tot }}$ | 1 W |
| $\mathrm{~T}_{\text {stg }}$ | -65 to $+150{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | 0 to $+700^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see
"Handling MOS Devices").

CHARACTERISTICS
$V_{D D 5}=V_{3,12,23-13}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD} 10}=\mathrm{V}_{24-2}=9,5$ to $10,5 \mathrm{~V} ; \mathrm{C}_{\mathrm{BB}}=100 \mathrm{nF}$;
$\mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| Supply voltage (pins 3, 12, 23) | $V_{\text {DD5 }}$ | 4,5 | - | 5,5 | V |
| Supply voltage (pin 24) | $V_{\text {DD10 }}$ | 9,5 | - | 10,5 | V |
| Supply current (pins 3, 12, 23) | IDD5 | - | - | 85 | mA |
| Supply current (pin 24) | IDD10 | - | - | 18 | mA |
| Reference voltages |  |  |  |  |  |
| Reference voltage LOW (pin 20) | $V_{\text {refL }}$ | 2,4 | 2,5 | 2,6 | V |
| Reference voltage HIGH (pin 4) | $V_{\text {refH }}$ | 5,0 | 5,1 | 5,2 | V |
| Reference current | $I_{\text {ref }}$ | 150 | - | 450 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |
| Clock input (pin 14) |  |  |  |  |  |
| Input voltage LOW | $V_{\text {IL }}$ | -0,3 | - | 0,8 | V |
| Input voltage HIGH (note 1) | $V_{\text {IH }}$ | 3,0 | - | V ${ }_{\text {DD5 }}$ | V |
| Digital input levels (pins $5,18,21$; note 2 ) <br> Input voltage LOW |  | 0 | - | 0,8 | V |
| Input voltage LOW |  |  | - |  |  |
| Input voltage HIGH | $V_{\text {IH }}$ | 2,0 | - | VD5 | V |
| Input current <br> at $\mathrm{V}_{5}=0 \mathrm{~V}_{;} \mathrm{V}_{13}=\mathrm{GND}$ | $-15$ | 15 | - | 70 | $\mu \mathrm{A}$ |
| at $V_{18}=5 V_{i} V_{13}=$ GND | 118 | 15 | - | 70 | $\mu \mathrm{A}$ |
| at $\mathrm{V}_{21}=0 \mathrm{~V} ; \mathrm{V}_{13}=\mathrm{GND}$ | $-{ }^{21}$ | 15 | - | 120 | $\mu \mathrm{A}$ |
| Input leakage current (except pins 5, 18 and 21) | ${ }^{\prime} \mathrm{LI}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Analogue input levels (pin 1) at $\mathrm{V}_{\text {refL }}=2,5 \mathrm{~V}$; $\mathrm{V}_{\text {refH }}=5,1 \mathrm{~V}$ |  |  |  |  |  |
| Input voltage amplitude (peak-to-peak value) | $V_{1(p-p)}$ | - | 2,6 | - | V |
| Input capacitance (note 3) | $\mathrm{C}_{1-2}$ | - | - | 30 | pF |

## Notes to characteristics

1. Maximum input voltage must not exceed $5,0 \mathrm{~V}$.
2. If pin 5 is LOW binary coding is selected.

If pin 5 is HIGH two's complement is selected.
If pin 5, 18 and 21 are open-circuit, pin 5, 21 are HIGH and pin 18 is LOW.
For output coding see Table 1 and mode selection see Table 2.
3. Tested on sample base.

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Outputs <br> Digital voltage outputs <br> (pins 6 to 11 and 15 to 17) <br> Output voltage LOW <br> at IO $=2 \mathrm{~mA}$ <br> Output voltage HIGH <br> at $-\mathrm{IO}_{\mathrm{O}}=0,5 \mathrm{~mA}$ VOL | 0 | $+0,4$ | V |  |

Table 1 Output coding ( $\mathrm{V}_{\text {refL }}=2,50 \mathrm{~V} ; \mathrm{V}_{\text {refH }}=5,08 \mathrm{~V}$ )


## Note to Table 1

1. Approximate values.

Table 2 Mode selection

| $\overline{\mathrm{CE}} 1$ | CE 2 | bit 0 to bit 6 | UNFL, OVFL |
| :---: | :---: | :--- | :--- |
| X | 0 | HIGH impedance | HIGH impedance |
| 0 | 1 | active | active |
| 1 | 1 | HIGH impedance | active |

CHARACTERISTICS (continued)
$\mathrm{V}_{\text {DD5 }}=\mathrm{V}_{3,12,23-13}=4,5 \mathrm{~V}$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\text {DD10 }}=\mathrm{V}_{24-2}=9,5 \mathrm{~V}$ to $10,5 \mathrm{~V} ; \mathrm{V}_{\text {refL }}=2,5 \mathrm{~V}$;
$\mathrm{V}_{\text {refH }}=5,1 \mathrm{~V} ; \mathrm{f}_{\mathrm{CLK}}=22 \mathrm{MHz} ; \mathrm{C}_{\mathrm{BB}}=100 \mathrm{nF} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Switching characteristics (see also Fig. 3) Clock input (pin 14) |  |  |  |  |
|  |  |  |  |  |
| Clock frequency | ${ }^{\text {f CLIK }}$ | 1 | 22 | M Hz . |
| Clock cycle time LOW | t LOW | 20 | - | ns |
| Clock cycle time HIGH | thigh | 20 | - | ns |
| Input rise and fall times (pin 1) rise time | $\mathrm{t}_{\mathrm{r}}$ | - | 3 | ns |
| fall time | $\mathrm{t}_{\mathrm{f}}$ | - | 3 | ns |
| Analogue input (note 1) |  |  |  |  |
| Bandwidth ( -3 dB ) | B | 11 | - | MHz |
| Differential gain (note 2) | dG | - | $\pm 5$ | \% |
| Differential phase (note 2) | $d_{p}$ | - | $\pm 2,5$ | deg |
| Non-harmonic noise |  | - | -36 | dB |
| Peak error (non-harmonic noise)(note 3) |  | - | 3 | LSB |
| Harmonics (full scale) fundamental (note 3) | $\mathrm{f}_{0}$ | - | 0 | dB |
| r.m.s. (2nd + 3rd harmonic) | $\mathrm{f}_{2,3}$ | - | -28 | dB |
| r.m.s. $(4$ th +5 th +6 th +7 th harmonic $)$ | $\mathrm{f}_{4.7}$ | - | -35 | dB |


| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Digital outputs (notes 1 and 4) |  |  |  |  |
| Output hold time | thold | 6 | - | ns |
| Output delay time at $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ | $\mathrm{t}_{\mathrm{d}}$ | - | 38 | ns |
| Output delay time at $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ | $\mathrm{t}_{\mathrm{d}}$ | - | 48 | ns |
| 3-state delay time | $t_{d t}$ | - | 25 | ns |
| Capacitive output load | $\mathrm{COL}^{\text {che }}$ | 0 | 15 | pF |
| Transfer function |  |  |  |  |
| Non-linearity at $f_{i}=1,1 \mathrm{kHz}$ integral | INL | - | $\pm 1 / 2$ | LSB |
| differential | DNL | - | $\pm 1 / 2$ | LSB |

## Notes to timing characteristics

1. Clock input rise and fall times are at the maximum clock frequency ( $10 \%$ and $90 \%$ levels).
2. Low frequency sinewave (peak-to-peak value of the analogue input voltage at $\mathrm{V}_{\mathrm{I}}(\mathrm{p}-\mathrm{p})=1,8 \mathrm{~V}$ ) combined with a sinewave voltage ( $\mathrm{V}_{\mathrm{l}}(\mathrm{p}-\mathrm{p})=0,7 \mathrm{~V}$ ) at $\mathrm{f}_{\mathrm{i}}=5 \mathrm{MHz}$.
3. Analogue frequency $f_{i}(A)=5 \mathrm{MHz}$ Amplitude $\mathrm{V}_{\mathrm{i}}(\mathrm{A})=2.42 \mathrm{~V}$ (peak-to-peak value).
4. The timing values of the digital outputs at pins 6 to 11 and 15 to 17 are measured with the clock input reference level at $1,5 \mathrm{~V}$.

(1) There is a delay of 3 clock cycles between sampling of an analogue input signal and the corresponding digital output.

Fig. 3 Timing diagram.

## APPLICATION NOTE

The minimum and maximum values provided in the data sheet are guaranteed over the whole voltage and temperature range. This note gives additional information to the data sheet where the typical values indicate the behaviour under nominal conditions; $V_{D D 5}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 10}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=22^{\circ} \mathrm{C}$.


Typical values are measured on sample base.

## Application recommendation

Spikes at the 10 V supply input must be avoided (e. g. overshoots during switching).
Even a spike duration of less than $1 \mu \mathrm{~s}$ can destroy the device.

## APPLICATION NOTE (continued)

## Test philosophy

Fig. 4 is a block diagram showing analogue-to-digital testing with a phase locked signal source. The signal generator provides a 5 MHz sinewave for the device under test (except for the linearity test). The 22 MHz clock input is provided by the clock generator. The phase relationship between signal and clock generator is shifted by 100 pico sec. each signal period to provide an effective clock rate of 10 GHz for analysis.
Most calculations are carried out in the spectral domain using Fast Fourier Transformation (FFT) and the inverse FFT to return to time domain.
The successive processing completes the specific measurement (Fig. 5, 6, 7 and 8).
The non-linearities of the converter, integral (INL) and differential (DNL), are measured using a low frequency ramp signal. Within a general uncertain range of conversion between two steps the output signal of the converter randomly switches.
After low-pass filtering the different step width is used for calculating the line of least squares to obtain integral non-linearity.
To calculate differential non-linearity a counter is used to count the frequency of each step. A histogram is calculated from the counter result to provide the basis for further computation (Fig. 7).


Fig. 4 Analogue-to-digital converter testing with locked signal source.


Fig. 5 Sinewave test; non-harmonic noise and peak error.


Fig. 6 Differential gain and phase.


Fig. 7 Low frequency ramp test; linearity.


Fig. 8 Large signal phase error.

## 8-BIT MULTIPLYING DAC

## GENERAL DESCRIPTION

The PNA7518 is a NMOS 8 -bit multiplying digital-to-analogue converter (DAC) designed for video applications. The device converts a digital input signal into a voltage-equivalent analogue output at a sampling rate of 30 MHz .

The input signal is latched, then fed to a decoder which switches a transfer gate array ( 1 out of 256 ) to select the appropriate analogue signal from a resistor chain. Two external reference voltages supply the resistor chain. The multiplying capability is obtained by using the independent reference voltages.
The input latches are positive-edge triggered. The output impedance is approximately $0,5 \mathrm{k} \Omega$ depending on the applied digital code. An additional operational amplifier is required for the $75 \Omega$ output impedance. Two's complement is selected when STC ( pin 11 ) is HIGH or is not connected. STC inverts the most significant bit (MSB).

## Features

- TTL input levels
- Positive-edge triggered
- Analogue voltage output at 30 MHz sampling rate
- Binary or two's complement input
- Output voltage accuracy to within $\pm 1 / 2$ of the input LSB
- Multiplying capability
- 12 MHz bandwidth
- 8-bit resolution


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | VDD | 4,5 | - | 5,5 | V |
| Supply current |  | IDD | - | - | 80 | mA |
| Reference voltage LOW |  | $V_{\text {refL }}$ | 0 | - | 2,0 | V |
| Reference voltage HIGH |  | $\mathrm{V}_{\text {refH }}$ | 0 | - | 2,0 | V |
| Static non-linearity | note 1 |  | - | - | $\pm 0,5$ | LSB |
| Bandwidth at -3 dB | note 2 | B | 12 | - | - | MHz |
| Clock frequency | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | ${ }^{\mathrm{f}} \mathrm{CLK}$ | 10 | - | 30 |  |
| Total power consumption |  | P | - | - | 470 | mW |

For explanation of notes see "Notes to the characteristics".

## Applications

- Video data conversion
- CRT displays


## PACKAGE OUTLINE



Fig. 1 Block diagram.

## PINNING

|  | UPNA7518 |  | 1 | $\mathrm{V}_{\text {AO }}$ | analogue output voltage reference voltage LOW |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{AO}} 1$ |  | $16 V_{D D}$ | 2 | $V_{\text {refL }}$ |  |
| $v_{\text {refL }}$ |  | 15 bit 4 | 3 | bit 3 |  |
|  |  | 14 bit 5 | 4 5 | bit 2 | digital voltage inputs ( $\mathrm{V}_{\mathrm{l}}$ ) |
| bit 3 |  |  | 6 | bit 0 | least-significant bit (LSB) back bias |
| bit $2 \boxed{4}$ |  | 13 bit 6 | 7 | $\mathrm{V}_{\text {BB }}$ |  |
| $\text { bit } 1[$ $\square$ |  | 12] bit 7 | 8 | GND | ground |
| bit 06 |  | 11 STC | 9 | $\mathrm{V}_{\text {refH }}$ | reference voltage HIGH |
| 6 |  | 11. | 10 | ${ }^{\text {f CLK }}$ | clock input |
| $\mathrm{v}_{\mathrm{BB}}{ }^{7}$ |  | $10{ }^{\text {f Clk }}$ | 11 | STC | select two's complement |
| GND 8 |  | 9 V ref | 12 | bit 7 | most-significant bit (MSB) |
|  |  |  | 13 | bit 6 | digital voltage inputs ( $\mathrm{V}_{\mathrm{l}}$ ) |
|  | 72805 |  | 15 | bit 4 |  |
| Fig. 2 | Pinning | iagram. | 16 | $\mathrm{V}_{\mathrm{DD}}$ | positive supply voltage |

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | $-0,5$ | 7,0 | V |
| Input voltage BO to $\mathrm{B7}$ and STC | $\mathrm{V}_{\mathrm{I}}$ | $-0,5$ | 7,0 | V |
| Output voltage | $\mathrm{V}_{\mathrm{AO}}$ | $-0,5$ | 7,0 | V |
| Total power dissipation | $\mathrm{P}_{\text {tot }}$ | - | 800 | mW |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | 0 | +70 | $\mathrm{o}^{\mathrm{C}}$ |
| Temperature range with back bias | $\mathrm{T}_{\mathrm{BB}}$ | -10 | +80 | ${ }^{\circ} \mathrm{C}$ |
| Clock frequency | $\mathrm{f}_{\mathrm{CLK}}$ | 10 | - | kHz |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## CHARACTERISTICS

$V_{D D}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{C}_{\mathrm{BB}}=100 \mathrm{nF} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | conditions | symbo: | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}$ | 4,5 | - | 5,5 | V |
| Supply current |  | ${ }^{\text {I DD }}$ | - | - | 80 | mA |
| Inputs B0 to B7, CLK, and STC |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | 0 | - | 0,8 | V |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH }}$ | 2 | - | $V_{\text {DD }}$ | V |
| Input leakage current (except STC) |  | ILI | - | - | 10 | $\mu \mathrm{A}$ |
| STC input current |  | $\mathrm{I}_{1}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Reference voltages |  |  |  |  |  |  |
| Reference voltage LOW |  | $V_{\text {refL }}$ | 0 | - | 2 | V |
| Reference voltage HIGH |  | $V_{\text {refH }}$ | 0 | - | 2 | V |
| Reference ladder between $V_{\text {refL }}$ and $V_{\text {refH }}$ |  | $\mathrm{R}_{\text {ref }}$ | 150 | - | 300 | $\Omega$ |
| Linearity |  |  |  |  |  |  |
| Static non-linearity | note 1 |  | - | - | $\pm 0,5$ | LSB |
| Clock input |  |  |  |  |  |  |
| Clock frequency | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \end{aligned}$ | ${ }^{\text {f CLK }}$ | 10 | - | 30 | MHz |
| Bandwidth |  |  |  |  |  |  |
| Bandwidth at -3 dB | note 2 | B | 12 | - | - | MHz |

## Notes to the characteristics

1. Measured at $\mathrm{R}_{\mathrm{AO}}=200 \mathrm{k} \Omega ; \mathrm{V}_{\text {refL }}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{refH}}=2 \mathrm{~V}$ and $\mathrm{f}_{\mathrm{CLK}}=28 \mathrm{MHz}$.
2. Measured at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{refL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{refH}}=2 \mathrm{~V} ; \mathrm{f}_{\mathrm{CLK}}=30 \mathrm{MHz}$; duty cycle $=0,5$; rise and fall time $=3 \mathrm{~ns}$ and a 6 pF load at the analogue output. The analogue output signal is scanned by an external sample and hold circuit.

## APPLICATION INFORMATION

This section provides additional information to the characteristics. The values are measured on a sampling basis.

Table 1 Application characteristics


Fig. 3 Switching characteristics.

## RADIO TUNING PLL FREQUENCY SYNTHESIZER

The SAA1057 is a single chip frequency synthesizer IC in $I^{2} L$ technology, which performs all the tuning functions of a PLL radio tuning system. The $I C$ is applicable to all types of radio receivers, e.g. car radios, hi-fi radios and portable radios.

## Features

- On-chip prescaler with up to 120 MHz input frequency.
- On-chip AM and FM input amplifiers with high sensitivity ( 30 mV and 10 mV respectively).
- Low current drain (typically 16 mA for AM and 20 mA for FM ) over a wide supply voltage range ( $3,6 \mathrm{~V}$ to 12 V ).
- On-chip amplifier for loop filter for both AM and FM (up to 30 V tuning voltage).
- On-chip programmable current amplifier (charge pump) to adjust the loop gain.
- Only one reference frequency for both AM and FM.
- High signal purity due to a sample and hold phase detector for the in-lock condition.
- High tuning speed due to a powerful digital memory phase detector during the out-lock condition.
- Tuning steps for AM are: 1 kHz or $1,25 \mathrm{kHz}$ for a VCO frequency range of 512 kHz to 32 MHz .
- Tuning steps for FM are: 10 kHz or $12,5 \mathrm{kHz}$ for a VCO frequency range of 70 MHz to 120 MHz .
- Serial 3-line bus interface to a microcomputer.
- Test/features.


## QUICK REFERENCE DATA

| Supply voltage ranges | $\mathrm{V}_{\text {CC1 }}$ | 3,6 to 12 V |
| :---: | :---: | :---: |
|  | $\mathrm{V}_{\text {CC2 }}$ | 3,6 to 12 V |
|  | $\mathrm{V}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\mathrm{CC} 2}$ to 31 V |
| Supply currents | $\mathrm{ICC1}^{+} \mathrm{I}_{\text {CC2 }}$ | typ. $\quad 18 \mathrm{~mA}$ |
|  | $1 \mathrm{CC3}$ | typ. $0,8 \mathrm{~mA}$ |
| Input frequency ranges |  |  |
| at pin FAM | ${ }^{\text {f }}$ FAM | 512 kHz to 32 MHz |
| at pin FFM | ${ }_{\text {f }}$ FFM | 70 to 120 MHz |
| Maximum crystal input frequency | ${ }^{\text {f }}$ TTAL | $>\quad 4 \mathrm{MHz}$ |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -25 to $+80{ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINE

18-lead DIL; plastic (SOT 102H).


Fig. 1 Block diagram.

## GENERAL DESCRIPTION

The SAA1057 performs the entire PLL synthesizer function (from frequency inputs to tuning voltage output) for all types of radios with the AM and FM frequency ranges.
The circuit comprises the following:

- Separate input amplifiers for the AM and FM VCO-signals.
- A divider-by-10 for the FM channel.
- A multiplexer which selects the AM or FM input.
- A 15 -bit programmable divider for selecting the required frequency.
- A sample and hold phase detector for the in-lock condition, to achieve the high spectral purity of the VCO signal.
- A digital memory frequency/phase detector, which operates at a 32 times higher frequency than the sample and hold phase detector, so fast tuning can be achieved.
- An in-lock counter detects when the system is in-lock. The digital phase detector is switched-off automatically when an in-lock condition is detected.
- A reference frequency oscillator followed by a reference divider. The frequency is generated by a 4 MHz quartz crystal. The reference frequency can be chosen either 32 kHz or 40 kHz for the digital phase detector (that means 1 kHz and $1,25 \mathrm{kHz}$ for the sample and hold phase detector), which results in tuning steps of 1 kHz and $1,25 \mathrm{kHz}$ for $A M$, and 10 kHz and $12,5 \mathrm{kHz}$ for FM .
- A programmable current amplifier (charge pump), which controls the output current of both the digital and the sample/hold phase detector in a range of 40 dB . It also allows the loop gain of the tuning system to be adjusted by the microcomputer.
- A tuning voltage amplifier, which can deliver a tuning voltage of up to 30 V .
- BUS; this circuitry consists of a format control part, a 16 -bit shift register and two 15 -bit latches. Latch A contains the to be tuned frequency information in a binary code. This binary-coded number, multiplied by the tuning spacing, is equal to the synthesized frequency. The programmable divider (without the fixed divide-by-10 prescaler for FM) can be programmed in a range between 512 and 32767 (see Fig. 3). Latch B contains the control information.


## OPERATION DESCRIPTION

## Control information

The following functions can be controlled with the data word bits in latch B. For data word format and bit position see Fig. 3.
FM FM/AM selection; '1' = FM, '0' = AM
REFH reference frequency selection; ' 1 ' $=1,25 \mathrm{kHz},{ }^{\prime} 0^{\prime}=1 \mathrm{kHz}$ (sample and hold phase detector)
CP3
CP2 control bits for the programmable current amplifier
CP1 (see section Characteristics)
CPO
SB2 enables last 8 bits (SLA to TO) of data word B;
' 1 ' = enables, ' 0 ' = disables; when programmed ' 0 ', the last 8 bits
of data word B will be set to ' 0 ' automatically
SLA load mode of latch $A ; ' 1$ = synchronous, ${ }^{\prime} 0^{\prime}=$ asynchronous
PDM1 ।
PDMO 1
phase detector mode

| PDM1 | PDM0 | digital phase <br> detector |
| :---: | :---: | :---: |
| 0 | $X$ | automatic <br> on/off <br> on |
| 1 | 0 | 1 |
| 1 | 1 | off |

BRM bus receiver mode bit; in this mode the supply current of the BUS receiver will be switched-off automatically after a data transmission (current-draw is reduced); ' 1 ' = current switched; ' 0 ' = current always on

T3 test bit; must be programmed always ' 0 '
T2 test bit; selects the reference frequency ( 32 or 40 kHz ) to the TEST pin
T1 test bit; must be programmed always ' 0 '
TO test bit; selects the output of the programmable counter to the TEST pin

| T3 | T2 | T1 | T0 | TEST (pin 18) |
| :--- | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | reference frequency |
| 0 | 0 | 0 | 1 | output programmable counter |
| 0 | 1 | 0 | 1 | output in-lock counter <br> $\prime 0^{\prime}=$ out-lock <br> $\prime$ |



Fig. 2 BUS format.
(1) During the zero set-up time ( $\mathrm{t}_{\mathrm{L}}$ (su) CLB can be LOW or HIGH, but no transient of the signal is permitted. This can be of use when an $I^{2} \mathrm{C}$ bus is used for other devices on the same data and clock lines.

DATA WORD A

|  | leading zero | 0 | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

bits stored in latch $A$
$512 \leqslant$ dividing number $\leqslant 32767$
DATA WORD B


Fig. 3 Bit organization of data words A and B .


Fig. 4 Pinning diagram.

PINNING

| 1 | TR | resistor/capacitors |
| :---: | :---: | :---: |
| 2 | TCA | for sample and |
| 3 | TCB | hold circuit |
| 4 | DCS | decoupling of supply |
| 5 | IN | input of output amplifier |
| 6 | OUT | output of output amplifier |
| 7 | $\mathrm{V}_{\text {cc3 }}$ | positive supply voltage of output amplifier |
| 8 | FFM | FM signal input |
| 9 | $\mathrm{V}_{\mathrm{CC1}}$ | positive supply voltage of high frequency logic part |
| 10 | DCA | decoupling of input amplifiers |
| 11 | FAM | AM signal input |
| 12 | DATA |  |
| 13 | DLEN | BUS |
| 14 | CLB |  |
| 15 | VEE | ground |
| 16 | $V_{\text {CC2 }}$ | positive supply voltage of low frequency logic part and analogue part |
| 17 | XTAL | reference oscillator input |
| 18 | TEST | test output |

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage; logic and analogue part
Supply voltage; output amplifier
Total power dissipation
Operating ambient temperature range
Storage temperature range
$V_{C C 1} ; V_{C C 2}$
$V_{C C 3} \quad V_{C C 2}$ to +32 V
$P_{\text {tot }} \quad \max .800 \mathrm{~mW}$
$\mathrm{T}_{\mathrm{amb}} \quad-30$ to $+85{ }^{\circ} \mathrm{C}$
$\mathrm{T}_{\text {stg }} \quad-65$ to $+150{ }^{\circ} \mathrm{C}$

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified

|  | symbol | min . | typ. | max. |  | conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltages | $\mathrm{V}_{\mathrm{CC} 1}$ | 3,6 | 5 | 12 | V | $\left\{\begin{array}{l} l_{\text {tot }}=I_{C C 1}+I_{C C 2} \\ \text { in-lock: BRM }='^{\prime}{ }^{\prime} ; \\ \text { PDM }={ }^{\prime} 0 \prime \\ I_{\text {OUT }}=0 \end{array}\right.$ |
|  | $\mathrm{V}_{\mathrm{CC} 2}$ | 3,6 | 5 | 12 | V |  |
|  | $\mathrm{V}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\mathrm{CC} 2}$ | - | 31 | V |  |
| Supply currents* AM mode <br> FM mode |  |  |  |  |  |  |
|  | $I_{\text {tot }}$ | - | 16 | - | mA |  |
|  | $I_{\text {tot }}$ | - | 20 | - | mA |  |
|  | ${ }^{\text {I CC3 }}$ | 0,3 | 0,8 | 1,2 | mA |  |
| Operating ambient temperature | Tamb | -25 | - | + 80 | ${ }^{\circ} \mathrm{C}$ |  |
| RF inputs (FAM, FFM) |  |  |  |  |  |  |
| $A M$ input frequency | $\mathrm{f}_{\text {FAM }}$ | 512 kHz | - | 32 | MHz |  |
| FM input frequency | $\mathrm{f}_{\mathrm{FFM}}$ | 70 | - | 120 | MHz |  |
| Input voltage at FAM | $V_{i}(\mathrm{rms})$ | 30 | - | 500 | mV |  |
| Input voltage at FFM | $V_{i}(\mathrm{rms})$ | 10 | - | 500 | mV |  |
| Input resistance at FAM | $\mathrm{R}_{\mathrm{i}}$ | - | 2 | - | $k \Omega$ |  |
| Input resistance at FFM | $\mathrm{R}_{\mathrm{i}}$ | - | 135 | - | $\Omega$ |  |
| Input capacitance at FAM | $\mathrm{C}_{i}$ | - | 3,5 | - | pF |  |
| Input capacitance at FFM | $\mathrm{C}_{i}$ | - | 3 | - | pF |  |
| Voltage ratio allowed between selected and non-selected input | $\mathrm{V}_{\mathrm{s}} / \mathrm{V}_{\mathrm{ns}}$ | - | -30 | - | dB |  |
| Crystal oscillator (XTAL) |  |  |  |  |  | see note 1 |
| Maximum input frequency | ${ }^{\text {f X TAL }}$ | 4 | - | - | MHz |  |
| Crystal series resistance | $\mathrm{R}_{\text {s }}$ | - | - | 150 | $\Omega$ |  |
| BUS inputs (DLEN, CLB, DATA) |  |  |  |  |  |  |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 0,8 | V |  |
| Input voltage HIGH | $V_{\text {IH }}$ | 2,4 | - | $\mathrm{V}_{\mathrm{CC} 1}$ | $v$ |  |
| Input current LOW | $-\mathrm{IIL}$ | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=0,8 \mathrm{~V}$ |
| Input current HIGH | 1/H | - | - | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IH }}=2,4 \mathrm{~V}$ |

[^8]CHARACTERISTICS (continued)
$\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified


CHARACTERISTICS (continued)
$\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CC}}=30 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified


* Open collector output.
** Measured in Fig. 6.


## NOTES

1. Pin 17 (XTAL) can also be used as input for an external clock.

The circuit for that is given in Fig. 5. The values given in Fig. 5 are a typical application example.


Fig. 5 Circuit configuration showing external 4 MHz clock.
2. See BUS information in section 'operation description'.
3. The output voltage at TCB and TCA is typically $1 / 2 \mathrm{~V}_{\mathrm{CC} 2}+0,3 \mathrm{~V}$ when the tuning system is in-lock via the sample and hold phase detector. The control voltage at TCB is defined as the difference between the actual voltage at TCB and the value calculated from the formula $1 / 2 \mathrm{~V}_{\mathrm{CC}}+0,3 \mathrm{~V}$.
4. Crystal oscillator frequency ${ }^{f} \times T A L=4 \mathrm{MHz}$.
5. The busy-time after word " A " to another device which has more clock pulses than the SAA 1057 ( $>17$ ) must be the same as the busy-time for a next transmission to the SAA 1057. When the other device has a separate DLEN or has less clock pulses than the SAA1057 it is not necessary to keep to this busy-time, $5 \mu$ s will be sufficient.

## APPLICATION INFORMATION

## Initialize procedure

Either a train of at least 10 clock pulses should be applied to the clock input (CLB) or word B should be transmitted, to achieve proper initialization of the device.
For the complete initialization (defining all control bits) a transmission of word B should follow. This means that the IC is ready to accept word A.

## Synchronous/asynchronous operation

Synchronous loading of the frequency word into the programmable counter can be achieved when bit 'SLA' of word $B$ is set to ' 1 '. This mode should be used for small frequency steps where low tuning noise is important (e.g. search and manual tuning). This mode should not be used for frequency changes of more than 31 tuning steps. In this case asynchronous loading is necessary. This is achieved by setting bit 'SLA' to ' 0 '. The in-lock condition will then be reached more quickly, because the frequency information is loaded immediately into the divider.

## Restrictions to the use of the programmable current amplifier

The lowest current gain $(0,023)$ must not be used in the in-lock condition when the supply voltage $\mathrm{V}_{\mathrm{CC} 2}$ is below 5 V (CP3, CP2, CP1 and CPO are all set to ' 0 '). This is to avoid possible instability of the loop due to a too small range of the sample and hold phase detector in this condition (see also section 'Characteristics').

## Transient times of the bus signals

When the SAA 1057 is operating in a system with continuous activity on the bus lines, the transient times at the bus inputs should not be less than 100 ns. Otherwise the signal-to-noise ratio of the tuning voltage is reduced.

(1) Values depend on the tuner diode characteristics.

Fig. 6 Application example of the SAA 1057PLL frequency synthesizer module.

## 4-DIGIT LED-DRIVER WITH I ${ }^{2} \mathrm{C}$ BUS INTERFACE

## GENERAL DESCRIPTION

The LED-driver is a bipolar integrated circuit made in an $I^{2} \mathrm{~L}$ compatible 18 volts process. The circuit is especially designed to drive four 7 -segment LED displays with decimal point by means of multiplexing between two pairs of digits. It features an $I^{2} \mathrm{C}$ bus slave transceiver interface with the possibility to program four different SLAVE ADDRESSES, a POWER RESET flag, 16 current sink OUTPUTS, controllable by software up to 21 mA , two multiplex drive outputs for common anode segments, an on-chip multiplex oscillator, control bits to select static, dynamic and blank mode, and one bit for segment test.

## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage |  | $\mathrm{V}_{\mathrm{CC}}$ | 4,5 | 5 | 15 | V |
| Supply current all outputs OFF <br> Total power dissipation <br> 24-lead DIL (SOT-101B) <br> Operating ambient <br> temperature range $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | ICC | - | 9,5 | - | mA |  |

## PACKAGE OUTLINE

SAA 1064P: 24-lead DIL; plastic (with internal heat spreader) (SOT 101B).

Fig. 1 Block diagram.

## PINNING



Fig. 2 Pinning diagram.

## FUNCTIONAL DESCRIPTION



Fig. 3a $I^{2} \mathrm{C}$ bus format; READ mode.


Fig. 3b $I^{2} \mathrm{C}$ bus format; WRITE mode.

S = start condition
$\mathrm{P}=$ stop condition
A = acknowledge
X $=$ don't care

$$
\begin{array}{ll}
\text { A1, AO } & =\text { programmable address bits } \\
\text { SC SB SA } & =\text { subaddress bits } \\
\text { C6 to CO } & =\text { control bits } \\
\text { PR } & =\text { POWER RESET flag }
\end{array}
$$

## Address pin ADR

Four different slave addresses can be chosen by connecting ADR either to $\mathrm{V}_{\mathrm{EE}}, 3 / 8 \mathrm{~V}_{\mathrm{CC}}, 5 / 8 \mathrm{~V}_{\mathrm{CC}}$ or VCC. This results in the corresponding valid addresses HEX 70, 72, 74 and 76 for writing and 71, 73,75 and 77 for reading. All other addresses cannot be acknowledged by the circuit.

## SAA1064

## Status byte

Only one bit is present in the status byte, the POWER RESET flag. A logic 1 indicates the occurence of a power failure since the last time it was read out. After completion of the READ action this flag will be set to logic 0 .

## Subaddressing

The bits SC, SB and SA form a pointer and determine to which register the data byte following the instruction byte will be written. All other bytes will then be stored in the registers with consecutive subaddresses. This feature is called Auto-Increment (AI) of the subaddress and enables a quick initialization by the master.
The subaddress pointer will wrap around from 7 to 0 .
The subaddresses are given as follows:

| SC | SB | SA | sub- <br> address | function |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 00 | control register |
| 0 | 0 | 1 | 01 | digit 1 |
| 0 | 1 | 0 | 02 | digit 2 |
| 0 | 1 | 1 | 03 | digit 3 |
| 1 | 0 | 0 | 04 | digit 4 |
| 1 | 0 | 1 | 05 | reserved, |
| 1 | 1 | 0 | 06 | nnt used |
| 1 | 1 | 1 | 07 |  |

Control bits (see Fig. 4)
The control bits C 0 to C 6 have the following meaning:

| $C 0=0$ | static mode, i.e. continuous display of digits 1 and 2 |
| :--- | :--- |
| $C 0=1$ | dynamic mode, i.e. alternating display of digit $1+3$ and $2+4$ |
| $C 1=0 / 1$ | digits $1+3$ are blanked/not blanked |
| $C 2=0 / 1$ | digits $2+4$ are blanked/not blanked |
| $C 3=1$ | all segment outputs are switched-on for segment test* |
| $C 4=1$ | adds 3 mA to segment output current |
| $C 5=1$ | adds 6 mA to segment output current |
| $C 6=1$ | adds 12 mA to segment output current |

## Data

A segment is switched ON if the corresponding data bit is logic 1. Data bits D17 to D10 correspond with digit 1, D27 to D20 with digit 2, D37 to D30 with digit 3 and D47 to D40 with digit 4.
The MSBs correspond with outputs P8 and P16, the LSBs with P1 and P9. Digit numbers 1 to 4 are equal to their subaddresses (hex) 1 to 4.

* At a current determined by C4, C5 and C6.


## SDA, SCL

The SDA and SCL I/O meet the $I^{2} \mathrm{C}$ bus specification. For protection against positive voltage pulses on these inputs voltage regulator diodes are connected to $\mathrm{V}_{\mathrm{EE}}$. This means that normal line voltage should not exceed 5,5 volt. Data will be latched on the positive-going edge of the acknowledge related clock pulse.

## Power-on reset

The power-on reset signal is generated internally and sets all bits to zero, resulting in a completely blanked display. Only the POWER RESET flag is set.

## External Control (Cext)

With a capacitor connected to pin 2 the multiplex frequency can be set (see Fig. 5). When static this pin can be connected to $\mathrm{V}_{\mathrm{EE}}$ or $\mathrm{V}_{\mathrm{CC}}$ or left floating since the oscillator will be switched off.

## Segment outputs

The segment outputs P1 to P16 are controllable current-sink sources. They are switched on by the corresponding data bits and their current is adjusted by control bits C4, C5 and C6.

## Multiplex outputs

The multiplex outputs MX1 and MX2 are switched alternately in dynamic mode with a frequency derived from the clock-oscillator. In static mode $M X 1$ is switched on. The outputs consist of an emitter-follower, which can be used to drive the common anodes of two displays directly provided that the total power dissipation of the circuit is not exceeded. If this occurs external transistors should be connected to pins 11 and 14 as shown in Fig. 5.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage (pin 13) |  | $\mathrm{V}_{\mathrm{CC}}$ | $-0,5$ | 18 | V |
| Supply current (pin 13) |  | ICC | -50 | 200 | mA |
| Total power dissipation |  |  |  |  |  |
| SOT-101 |  | $\mathrm{P}_{\text {tot }}$ |  |  |  |
| 24-lead DIL | $\mathrm{V}_{23,24-12}$ | $-0,5$ | 5,9 | mW |  |
| SDA, SCL voltages |  | $\mathrm{V}_{1-11}, \mathrm{~V}_{14-22}$ | $-0,5$ | $\mathrm{~V}_{\mathrm{CC}}+0,5$ | V |
| Voltages AO-MX1 and MX2-P16 |  | - | 10 | mA |  |
| Input/output current all pins | outputs OFF | $\pm \mathrm{I}$ |  |  |  |
| Operating ambient <br> temperature range |  | $\mathrm{T}_{\text {amb }}$ | -20 | +70 | oC |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -65 | +125 | oC |

## THERMAL RESISTANCE

From crystal to ambient 24-lead DIL
$R_{\text {th cr-a }}$
35 K/W

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; voltages are referenced to ground $\left(\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}\right)$; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage (pin 13) |  | $V_{C C}$ | 4,5 | 5,0 | 15 | v |
| Supply current | all outputs OFF |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | ICC | 7,0 | 9,5 | 14,0 | mA |
| Power dissipation | all outputs OFF | $\mathrm{P}_{\mathrm{d}}$ | - | 50 | - | mW |
| SDA; SCL bus (pins 23 and 24) |  |  |  |  |  |  |
| Input voltages |  | $V_{23,24}$ | 0 | - | 5,5 | V |
| Logic input voltage LOW |  | $V_{\text {IL }}(\mathrm{L})$ | - | - | 1,5 | V |
| Logic input voltage HIGH |  | $\mathrm{V}_{\mathrm{IH}}(\mathrm{L})$ | 3,0 | - | - | V |
| Input current LOW | $V_{23,24}=V_{E E}$ | IIL | - | - | -10 | $\mu \mathrm{A}$ |
| Input current HIGH | $\mathrm{V}_{23,24}=\mathrm{V}_{\text {CC }}$ | IIH | - | - | 10 | $\mu \mathrm{A}$ |
| SDA |  |  |  |  |  |  |
| Logic output voltage LOW | $10=3 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}(\mathrm{L})}$ | - | - | 0,4 | V |
| Output sink current |  | Io | 3 | - | - | mA |
| Address input ( m in 1) |  |  |  |  |  |  |
| Input voltage programmable address bits: |  |  |  |  |  |  |
| $A 0=1 ; A 1=0$ |  | $\mathrm{V}_{1}$ | $5 / 16 V_{C C}$ | $3 / 8 \mathrm{VCC}$ | 7/16VCC | $V$ |
| $A 0=0 ; A 1=1$ |  | $\mathrm{V}_{1}$ | $9 / 16 \mathrm{~V}$ CC | $5 / 8 \mathrm{VCC}$ | 11/16V ${ }_{\text {CC }}$ | $v$ |
| $A 0=1 ; A 1=1$ |  | $V_{1}$ | 13/16VCC | - | VCC | V |
| Input current LOW | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{EE}}$ | 11 | - | - | -10 | $\mu \mathrm{A}$ |
| Input current HIGH | $V_{1}=V_{C C}$ | $I_{1}$ | - | - | 10 |  |
| External control ( $\mathrm{CEXT}^{\text {) pin } 2}$ |  |  |  |  |  |  |
| Switching level input |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | - | - | VCC-2,5 | V |
| Input voltage HIGH |  | $V_{\text {IH }}$ | VCC-1,5 | - | - | V |
|  | $\mathrm{V}_{2}=2 \mathrm{~V}$ | 12 | -140 | -160 | -180 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{2}=4 \mathrm{~V}$ | $\mathrm{I}_{2}$ | 140 | 160 | 180 | $\mu \mathrm{A}$ |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Segment outputs (P8 to P1; pins 3 to 10) (P9 to P16; pins 15 to 22) |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Output voltages | $\mathrm{I}_{\mathrm{O}}=15 \mathrm{~mA}$ | $\mathrm{V}_{0}$ | - | - | 0,5 | V |
| Output current HIGH | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ | ${ }^{1} \mathrm{O}$ | - | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Output current LOW control bits HIGH C4, C5 and C6 | $=5 \mathrm{~V}$ | ${ }^{1} 0$ | 17,85 | 21 | 25 | mA |
| Contribution of: |  |  |  |  |  |  |
| control bit C4 |  | ${ }^{1} \mathrm{O}$ | 2,55 | 3,0 | 4,0 | mA |
| control bit C5 |  | 10 | 5,1 | 6,0 | 7,0 | mA |
| control bit C6 |  | ${ }^{1} \mathrm{O}$ | 10,2 | 12,0 | 14,0 | mA |
| Relative segment 1 output accuracy with respect to highest value when $I_{3}$ to $I_{10}$ and $I_{15}$ to $I_{22}=3 \mathrm{~mA}$ $I_{3}$ to $I_{10}$ and $I_{15}$ to $I_{22}=21 \mathrm{~mA}$ |  |  |  |  |  |  |
|  |  | $\Delta_{\mathrm{O}}$ | - | - | 5 | \% |
|  |  | $\Delta I_{0}$ | - | - | 7 | \% |
| Multiplex 1 and 2 (pins 11 and 14) |  |  |  |  |  |  |
| Output voltage (when ON) | ${ }^{1} \mathrm{O}=50 \mathrm{~mA}$ | $\mathrm{V}_{0}$ | $\mathrm{V}_{\text {CC }} 1,5$ | - | - | V |
| Output current HIGH (when ON) | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | $\mathrm{I}_{11 ;} \mathrm{I}_{14}$ | 50 | - | * | mA |
| Output current LOW (when OFF) | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | $-1_{11} ;-l_{14}$ | 50 | 70 | 100 | mA |
| Output period | $\mathrm{C}_{2-12}=2,7 \mathrm{nF}$ | TMPX | 5 | - | 10 | ms |
|  | $\mathrm{C}_{2-12}=820 \mathrm{pF}$ | TMPX | - | 1,25 | - | ms |
|  | $\mathrm{C}_{2-12}=390 \mathrm{pF}$ | TMPX | - | 666 | - | $\mu \mathrm{s}$ |
| Output duty factor |  |  | 48,4 | - | - | \% |

[^9]

Fig. 4 Timing diagram.


Fig. 5 Dynamic mode application diagram.


Fig. 6 Static mode application diagram.


Purchase of Philips' $1^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

# MICROPROCESSOR CONTROLLED STEREO SOUND GENERATOR FOR SOUND EFFECTS AND MUSIC SYNTHESIS 

## GENERAL DESCRIPTION

The SAA1099 is a monolithic integrated circuit designed for generation of stereo sound effects and music synthesis.

## Features

- Six frequency generators
eight octaves per generator
256 tones per octave
- Two noise generators
- Six noise/frequency mixers
- Twelve amplitude controllers
- Two envelope controllers
- Two 6-channel mixers/current sink analogue output stages
- TTL input compatible
- Readily interfaces to 8-bit microcontroller
- Minimal peripheral components
- Simple output filtering


## Applications

- Consumer games systems
- Home computers
- Electronic organs
- Arcade games
- Toys
- Chimes/alarm clocks


## QUICK REFERENCE DATA

| Supply voltage (pin 18) | $V_{D D}$ | typ. | 5 V |
| :--- | :--- | :--- | ---: |
| Supply current (pin 18) | $I_{D D}$ | typ. | 70 mA |
| Reference current (pin 6) | $I_{\text {ref }}$ | typ. | $250 \mu \mathrm{~A}$ |
| Total power dissipation | $P_{\text {tot }}$ | 500 mW |  |
| Operating ambient temperature range | $T_{\text {amb }}$ | 0 to $+70{ }^{\circ} \mathrm{C}$ |  |

## PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).

Fig. 1 Block diagram.

## PINNING



Fig. 2 Pinning diagram.

Write Enable: active LOW input which operates in conjunction with $\overline{\mathrm{CS}}$ and AO to allow writing to the internal registers.
$2 \quad \overline{\mathrm{CS}} \quad$ Chip Select: active LOW input to identify valid $\overline{W R}$ inputs to the chip. This input also operates in conjunction with $\overline{W R}$ and $A O$ to allow writing to the internal registers.
Control/Address select: input used in conjunction with $\overline{W R}$ and $\overline{\mathrm{CS}}$ to load data to the control register $(A O=0)$ or the address buffer ( $A 0=1$ ).
Right channel output: a 7 -level current sink analogue output for the 'right' component. This pin requires an external load resistor.
5 OUTL Left channel output: a 7 -level current sink analogue output for the 'left' component. This pin requires an external load resistor.
$6 \quad I_{\text {ref }} \quad$ Reference current supply: used to bias the current sink outputs.
$7 \quad \overline{\text { DTACK }}$
8 CLK Clock: input for an externally generated clock at a nominal frequency of 8 MHz .
$9 \quad$ VSS Ground: 0 V .

10-17 D0-D7 Data: Data bus input.
$18 \quad V_{D D} \quad$ Power supply: +5 V typical.

## FUNCTIONAL DESCRIPTION

The following sections provide a detailed functional description of the SAA1099 as shown in the block diagram, Fig. 1.

## Frequency generators

Six frequency generators can each select one of 8 octaves and one of 256 tones within an octave. A total frequency range of 31 Hz to $7,81 \mathrm{kHz}$ is available. The outputs may also control noise or envelope generators. All frequency generators have an enable bit which switches them on and off, making it possible to preselect a tone and to make it inaudible when required. The frequency generators may be synchronized using the frequency reset bit.
The frequency ranges per octave are:

| Octave | Frequency range |
| :---: | :--- |
| 0 | 31 Hz to 61 Hz |
| 1 | 61 Hz to 122 Hz |
| 2 | 122 Hz to 244 Hz |
| 3 | 245 Hz to 488 Hz |
| 4 | 489 Hz to 977 Hz |
| 5 | 978 Hz to $1,95 \mathrm{kHz}$ |
| 6 | $1,96 \mathrm{kHz}$ to $3,91 \mathrm{kHz}$ |
| 7 | $3,91 \mathrm{kHz}$ to $7,81 \mathrm{kHz}$ |

## Noise generators

The two noise generators both have a programmable output. This may be a software controlled noise via one of the frequency controlled generators or one of three pre-defined noises. There is no tone produced by the frequency generator when it is controlling the noise generator. The noise produced is based on double the frequency generator output, i.e. a range of 61 Hz to $15,6 \mathrm{kHz}$.
In the event of a pre-defined noise being chosen, the output of noise generator 0 can be mixed with frequency generator 0,1 and 2 ; and the output of noise generator 1 can be mixed with frequency generator 3, 4 and 5. In order to produce an equal level of noise and tone outputs (when both are mixed) the amplitude of the tone is increased. The three pre-defined noises are based on a clock frequency of $7,8 \mathrm{kHz}, 15,6 \mathrm{kHz}$ or $31,25 \mathrm{kHz}$.

## Noise/frequency mixers

Six noise/frequency mixers each with four selections

- Channel off
- Frequency only
- Noise only
- Noise and frequency

Each mixer channel has one of the frequency generator outputs fed to it, three channels use noise generator 0 and the other three use noise generator 1 .

## Amplitude controllers

Each of the six channel outputs from the mixer is split up into a right and left component giving effectively twelve amplitude controllers. An amplitude of 16 possible levels is assigned to each of the twelve signals. With this configuration a stereo effect can be achieved by varying only the amplitude component. The moving of a sound from one channel to the other requires, per tone, only one update of the amplitude register contents.
When an envelope generator is used, the amplitude levels are restricted. The number of levels available is then reduced to eight. This is achieved by disabling the least significant bit (LSB) of the amplitude control.

## Envelope controllers

Two of the six tone generators are under envelope control. This applies to both the left and right outputs from the tone generator.
The envelope has the following eight possible modes:

- Amplitude is zero
- Single attack
- Single decay
- Single attack-decay (triangular)
- Maximum amplitude
- Continuous attack
- Continuous decay
- Continuous attack-decay

The timing of the envelope controllers is programmable using one of the frequency generators (see Fig. 1). When the envelope mode is selected for a channel its control resolution is halved for that channel from 16 levels to 8 levels by rounding down to the nearest even level. There is also the capability of controlling the 'right' component of the channel with inverse of the 'left' component, which remains as programmed.
A direct enable permits the start of an envelope to be defined, and also allows termination of an envelope at any time. The envelope rate may be controlled by a frequency channel (see Fig. 1), or by the microprocessor writing to the address buffer register. If the frequency channel controlled is OFF ( $N E=F E=0$ ) the envelope will appear at the output, which provides an alternative 'non-square' tone capability. In this event the frequency will be the envelope rate, which provided the rate is from the frequency channel, will be a maximum of 1 kHz . Higher frequencies of up to 2 kHz can be obtained by the envelope resolution being halved from 16 levels to 8 levels. Rates quoted are based on the input of a 8 MHz clock.

## Six-channel mixers/current sink analogue output stages

Six channels are mixed together by the two mixers allowing each one to control one of six equally weighted current sinks, to provide a seven level analogue output.

## Command/control select

In order to simplify the microprocessor interface the command and control information is multiplexed. To select a register in order to control frequencies, amplitudes, etc. the command-register has to be loaded. The contents of this register determines to which register the data is written in the next control-cycle. If a continuous update of the control-register is necessary, only the control-information has to be written (the command-information does not change).
If the command/control select (AO) is logic 0 , the byte transfer is control; if $A 0$ is logic 1 , the byte transfer is command.

## Interface to microprocessor

The SAA1099 is a data bus based I/O peripheral. Depending on the value of the command/control signal (AO) the $\overline{C S}$ and $\overline{W R}$ signals control the data transfer from the microprocessor to the SAA 1099. The data-transfer-acknowledge ( $\overline{\mathrm{DTACK}}$ ) indicates that the data transfer is completed. When, during the write cycle, the microprocessor recognizes the $\overline{\text { DTACK, }}$, the bus cycle will be completed by the processor.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 18)
Maximum input voltage
at $V_{D D}=4,5$ to $5,5 \mathrm{~V}$
Maximum output current
Total power dissipation
Storage temperature range
Operating ambient temperature range
Electrostatic handling*
$V_{D D}$
$V_{1}$
$V_{1}$
$\mathrm{I}_{\mathrm{O}}$ max. $\quad 10 \mathrm{~mA}$
$\mathrm{P}_{\text {tot }}$
$\mathrm{T}_{\mathrm{stg}}$
Tamb
$\mathrm{V}_{\text {es }} \quad-1000$ to +1000 V

* Equivalent to discharging a $250 \mu \mathrm{~F}$ capacitor through a $1 \mathrm{k} \Omega$ series resistor.


## D.C. CHARACTERISTICS

$V_{D D}=5 \mathrm{~V} \pm 10 \% ; T_{a m b}=0$ to $70^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| Supply voltage | $\mathrm{V}_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current | ${ }^{\text {I DD }}$ | - | 70 | 100 | mA |
| Reference current (note 1) | ${ }^{\text {ref }}$ | 100 | 250 | 400 | $\mu \mathrm{A}$ |
| INPUTS |  |  |  |  |  |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | 6,0 | V |
| Input voltage LOW | $V_{\text {IL }}$ | -0,5 | - | 0,8 | V |
| Input leakage current | $\pm \mathrm{I}_{\text {LI }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 10 | pF |
| OUTPUTS |  |  |  |  |  |
| $\overline{\text { DTACK }}$ (open drain; note 2) |  |  |  |  |  |
| Output voltage LOW <br> at $\mathrm{I}_{\mathrm{OL}}=3,2 \mathrm{~mA}$ |  |  |  |  |  |
| Voltage on pin 7 (OFF state) | $V_{7-9}$ | -0,3 | - | 6,0 | V |
| Output capacitance (OFF state) | $\mathrm{C}_{\mathrm{O}}$ | - | - | 10 | pF |
| Load capacitance | $C_{L}$ | - | - | 150 | pF |
| Output leakage current (OFF state) | -ILO | - | - | 10 | $\mu \mathrm{A}$ |
| Audio outputs (pins 4 and 5) |  |  |  |  |  |
| With fixed $I_{\text {ref }}$ ( note 3) |  |  |  |  |  |
| One channel on | ${ }^{1} 01 / /_{\text {ref }}$ | 90 | - | 120 | \% |
| Six channels on | $\mathrm{l}_{06} / 6 \times \mathrm{I}_{\text {ref }}$ | 85 | - | 110 | \% |
| With $I_{r e f}=250 \mu \mathrm{~A} ; R_{L}=1,5 \mathrm{k} \Omega( \pm 5 \%)$ |  |  |  |  |  |
| One channel on | ${ }^{1} 01 /{ }^{\text {ref }}$ | 90 | - | 110 | \% |
| Six channels on | ${ }^{1} 06 / 6 \times\left.\right\|_{\text {ref }}$ | 85 | - | 105 | \% |
| Output current one channel on | ${ }^{1} 101$ | 225 | - | 275 | $\mu \mathrm{A}$ |
| Output current six channels on | ${ }^{1} 06$ | 1,3 | - | 1,6 | mA |
| With resistor supplying $\mathrm{I}_{\text {ref }}$ ( ( ${ }^{\text {ate 4) }}$ |  |  |  |  |  |
| Output current one channel on | ${ }^{1} 01$ | 150 | - | 350 | $\mu \mathrm{A}$ |
| Output current six channels on | ${ }^{1} 06$ | 0,9 | - | 1,9 | mA |
| Load resistance | $\mathrm{R}_{\mathrm{L}}$ | 600 | - | - | $\Omega$ |
| D.C. leakage current all channels off | -ILO | - | - | 10 | $\mu \mathrm{A}$ |
| Maximum current difference between left and right current sinks (note 5) | $\pm \mathrm{I}_{\text {Omax }}$ | - | - | 15 | \% |
| Signal-to-noise ratio (note 6) | S/N | - | tbf | - | dB |

## A.C. CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{T}_{\mathrm{amb}}=0$ to $70^{\circ} \mathrm{C}$; timing measurements taken at $2,0 \mathrm{~V}$ for a logic 1 and $0,8 \mathrm{~V}$ for a logic 0 unless otherwise specified (see waveforms Figs 3 and 4)


## Notes to the characteristics

1. Using an external constant current generator to provide a nominal I ref or external resistor connected to $V_{\text {DD }}$.
2. This output is short-circuit protected to $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$.
3. Measured with $I_{\text {ref }}$ a constant value between 100 and $400 \mu \mathrm{~A}$; load resistance ( $\mathrm{R}_{\mathrm{L}}$ ) allowed to match E12 ( $5 \%$ ) in all applications via:

$$
R_{L}=0,6\left[I_{\text {ref }}\right]^{-1}-16\left[I_{\text {reff }}\right]^{-0,5} \pm 12 \%
$$

4. Measured with $R_{r e f}=10 \mathrm{k} \Omega( \pm 5 \%)$ connected between $I_{\text {ref }}$ and $V_{D D} ; R_{L}=1,5 \mathrm{k} \Omega( \pm 5 \%) ;$ OUTR and OUTL short-circuit protected to $V_{S S}$.
5. Left and right outputs must be driven with identical configuration.
6. Sample tested value only.
7. This timing parameter only applies when no wait states are required; otherwise parameter is invalid.
8. The minimum bus cycle time of four clock periods is for loading all registers except the amplitude registers.
9. The minimum bus cycle time of 16 clock periods is for loading the amplitude registers. In a system using $\overline{\text { DTACK }}$ it is possible to achieve minimum times of 500 ns . Without $\overline{\text { DTACK }}$ the parameter given must be used.


Fig. 3 Bus interface waveforms.


Fig. 4 Clock input waveform.

## APPLICATION INFORMATION

## Device operation

The SAA 1099 uses pulse width modulation to achieve amplitude and envelope levels. The twelve signals are mixed in an analogue format ( 6 'left' and 6 'right') before leaving the chip. The amplitude and envelope signals chop the output at a minimum rate of $62,5 \mathrm{kHz}$, compared with the highest tone output of $7,81 \mathrm{kHz}$. Simple external low-pass filtering is used to remove the high frequency components.
Rates quoted are based on the input of a 8 MHz clock.
A data bus based write only structure is used to load the on-board registers. The data bus is used to load the address for a register, and subsequently the data to that register. Once the address is loaded multiple data loads to that register can be performed.
The selection of address or data is made by the single address bit AO, as shown in register maps Table 1 and Table 2.
The bus control signals $\overline{W R}$ and $\overline{C S}$ are designed to be compatible with a wide range of microprocessors, a DTACK output is included to optimise the interface with an S 68000 series microprocessor. In most bus cycles $\overline{\text { DTACK }}$ will be returned immediately, this applies to all register address load cycles and all except amplitude data load cycles. With respect to amplitude data, a number of wait cycles may need to be performed, depending on the time since the previous amplitude load. $\overline{\text { DTACK }}$ will indicate the number of required waits.

## Register description (see Tables 2 and 3)

The amplitudes are assigned with 'left' and 'right' components in the same byte, on a channel by channel basis. The spare locations that are left between blocks of registers is to allow for future expansion, and should be written as zero's. The tone within an octave is defined by eight bits and the octave by three bits. Note that octaves are paired ( $0 / 1,2 / 3$ etc.). The frequency and noise enables are grouped together for ease of programming. The controls for noise 'colour' (clock rate) are grouped in one byte.
The envelope registers are positioned in adjacent locations. There are two types of envelope controls, direct acting controls and buffered controls. The direct acting controls always take immediate effect, and are:

- Envelope enable (reset)
- Envelope resolution (16/8 level)

The buffered controls are acted upon only at the times shown in Fig. 5 and control selection of:

- Envelope clock source
- Waveform type
- Inverted/non-inverted 'right' component

Table 1 External memory map

| select | data bus inputs |  |  |  |  |  |  | operations |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| A0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |  |
| 0 | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 | data for internal registers |
| 1 | X | X | X | A 4 | A 3 | A 2 | A 1 | A0 | internal register address |

Where $X=$ don't care state.

Table 2 Internal register map

| register address | D7 | D6 | D5 | data bus <br> D4 | $\begin{aligned} & \text { sinputs } \\ & \text { \| D3 } \end{aligned}$ | D2 | D1 | D0 | operations |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | AR03 | AR02 | AR01 | AR00 | AL03 | AL02 | AL01 | ALOO | amplitude 0 right channel; |
| 01 | 1 | 1 |  | 1 |  |  | 1 |  | left channel amplitude 1 right/left |
| 02 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | amplitude 2 right/left |
| 03 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | amplitude 3 right/left |
| 04 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | amplitude 4 right/left |
| 05 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | amplitude 5 right/left |
| 06 | X | X | X | X | X | X | X | X | amplude 5 right/left |
| 07 | X | X | X | X | X | X | X | X |  |
| 08 | F07 | F06 | F05 | F04 | F03 | F02 | F01 | F00 | frequency of tone 0 |
| 09 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | frequency of tone 1 |
| OA | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 | frequency of tone 2 |
| OB | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | frequency of tone 3 |
| OC | 4 | 4 | 4 | 4 | 4 | 4 | 4 | 4 | frequency of tone 4 |
| OD | F57 | F56 | F55 | F54 | F53 | F52 | F51 | F50 | frequency of tone 5 |
| OE | X | X | X | X | X | X | X | X | frequency of tone 5 |
| OF | X | X | X | X | X | X | X | X |  |
| 10 | X | 012 | 011 | 010 | x | 002 | 001 | 000 | octave 1; octave 0 |
| 11 | X | 032 | 031 | 030 | X | 022 | 021 | 020 | octave 3; octave 2 |
| 12 | X | 052 | 051 | 050 | x | 042 | 041 | 040 | octave 5; octave 4 |
| 13 | X | X | X | X | X | X | X | X | octave 5; octave 4 |
| 14 | X | X | FE5 | FE4 | FE3 | FE2 | FE1 | FEO | frequency enable |
| 15 | X | X | NE5 | NE4 | NE3 | NE2 | NE1 | NEO | noise enable |
| 16 | X | X | N11 | N10 | x | X | N01 | NOO | noise generator 1 ; noise generator 0 |
| 17 | X | X | X | X | X | X | X | X |  |
| 18 | E07 | X | E05 | E04 | E03 | E02 | E01 | E00 | envelope generator 0 |
| 19 | E17 | X | E15 | E14 | E13 | E12 | E11 | E10 | envelope generator 1 |
| 1A | X | X | X | X | X | X | X | X |  |
| 1 B | X | X | X | X | X | X | X | X |  |
| 1 C | $x$ | $x$ | x | X | x | X | RST | SE | frequency reset (all channels) sound enable (all channels) |
| 1D | X | X | X | X | X | X | X | X | sound enable (all channels) |
| 1 E | X | X | X | x | X | X | x | x |  |
| 1F | X | X | X | X | X | X | X | X |  |

Where:
All don't cares ( X ) should be written as zero's.
00 to 1 F block of registers repeats eight times in the block between addresses 00 to FF (full internal memory map).

## APPLICATION INFORMATION (continued)

Table 3 Register description

| bit | description |
| :---: | :---: |
| ARn3; ARn2; <br> ARn1; ARn0 $(n=0,5)$ | 4 bits for amplitude control of right channel 0000 minimum amplitude (off) 1111 maximum amplitude |
| ALn3; ALn2; <br> ALn1; ALn0 <br> ( $\mathrm{n}=0,5$ ) | 4 bits for amplitude control of left channel 0000 minimum amplitude (off) 1111 maximum amplitude |
| $\begin{aligned} & \text { Fn7 to Fn0 } \\ & (n=0,5) \end{aligned}$ | 8 bits for frequency control of the six frequency generators 00000000 lowest frequency $11111111 \begin{array}{lllll}1 & 1\end{array}$ |
| $\begin{aligned} & \text { On2; On1; On0 } \\ & (\mathrm{n}=0,5) \end{aligned}$ |  |
| $\begin{aligned} & \text { FEn } \\ & (\mathrm{n}=0,5) \end{aligned}$ | frequency enable bit (one tone per generator) FEn $=0$ indicates that frequency ' $n$ ' is off |
| $\begin{aligned} & \text { NEn } \\ & (\mathrm{n}=0,5) \end{aligned}$ | noise enable bit (one tone per generator) $N E n=0$ indicates that noise ' $n$ ' is off |
| $\begin{aligned} & \mathrm{Nn} 1 ; \mathrm{Nn0} \\ & (\mathrm{n}=0,1) \end{aligned}$ | 2 bits for noise generator control. <br> These bits select the noise generator rate (noise 'colour') |


| bit | description |
| :---: | :---: |
| En7; <br> En5 to En0 $(n=0,1)$ |  |
| SE | SE sound enable for all channels (reset on power-up to 0 ) 0 all channels disabled 1 all channels enabled |
| RST | Reset signal to all frequency generators <br> 0 all generators enabled <br> 1 all generators reset and synchronized |

## Note

All rates given are based on the input of a 8 MHz clock.

## APPLICATION INFORMATION (continued)



Fig. 5 Envelope waveforms.

## Notes to Fig. 5

(1) The level at this time is under amplitude control only ( $\mathrm{En} 7=0$; no envelope).
(2) When the generator is active $(E n 7=1$ ) the maximum level possible is $7 / 8$ ths of the amplitude level.
(3) After position (3) the buffered controls will be acted upon when loaded.
(4) At positions (4) the buffered controls will be acted upon if already loaded.
(5) Waveforms ' $a$ ' to ' $h$ ' show the left channel ( $E n 0=0$; left and right components have the same envelope).
Waveform ' $i$ ' shows the right channel ( $E n 0=1$; right component inverse of envelope applied to left).


Fig. 6 Typical application circuit diagram.

SAA1300

## TUNER SWITCHING CIRCUIT

The SAA1300 is for switching on and off the supply lines of various circuit parts via an $I^{2} \mathrm{C}$ bus signal. Furthermore, it can be used to supply current for switching diodes in radio and television tuners. It contains 5 output stages, which are capable of supplying up to 85 mA in the ON state or sinking up to $-100 \mu \mathrm{~A}$ in the OFF state.
Current limiting and short-circuit protection are included. The output stages are driven by a shift register/latch combination which is loaded via data from the $\mathrm{I}^{2} \mathrm{C}$ bus. A power-on reset of the latches ensures the OFF state of the output stages (OUT 2 to OUT 5) without data reception from the $\mathrm{I}^{2} \mathrm{C}$ bus. A subaddressing system allows the connection of up to three circuits on the same $I^{2} \mathrm{C}$ bus lines; one of the outputs (OUT 1, pin 7) can also be used as an input to select the device via a simple internal A/D converter.


Fig. 1 Block diagram.

## PACKAGE OUTLINE

9 -lead SIL; plastic (SOT142).

## PINNING

| pin no. | symbol | function |
| :---: | :---: | :---: |
| 1 | GND | ground |
| 2 | $V_{P}$ | positive supply |
| 3 | OUT 5 |  |
| 4 | OUT 4 |  |
| 5 | OUT 3 | outputs |
| 6 | OUT 2 |  |
| 7 | OUT 1 | output and subaddressing input |
| 8 | SDA | serial data line $11^{2} \mathrm{C}$ bus |
| 9 | SCL | serial clock line $\int^{1}{ }^{2} \mathrm{C}$ bus |

## $I^{2} \mathbf{C}$ BUS INFORMATION

## Address, first byte

01000AB0 where,

| A | B | function | condition |
| :--- | :--- | :--- | :--- |
| 0 | 0 | general address | OUT 1 = output |
| 0 | 1 | OUT 1 = input | address accepted if VOUT 1 = V VUT L (LOW) |
| 1 | 0 | OUT 1 = input | address accepted if VOUT 1 = VOUT H (HIGH) |
| 1 | 1 | OUT 1 = input | address accepted if VOUT 1 = VOUT M (MEDIUM) |

Data, second byte
OUT 5, OUT 4, OUT 3, OUT 2, OUT $1, x, x, x$
The I/O output stage (OUT 1) is switched as an input stage after a power-on reset. It depends on the contents of the first data transmission whether the output stage is switched as an output or remains as an input.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)


## CHARACTERISTICS

$\mathrm{V}_{\mathrm{P}}=8 \mathrm{~V}$; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply (pin 2) |  |  |  |  |  |
| Supply voltage range | $V_{P}$ | 4 | 8 | 12 | v |
| Supply current |  |  |  |  |  |
| 5 outputs LOW | IPL | 5 | 10 | 15 | mA |
| 5 outputs HIGH | ${ }^{\text {IPH }}$ | 30 | 50 | 70 | mA |
| Power-on reset level output stage in "OFF' condition | $V_{P R}$ | - | 3,5 | 3,8 | V |
| Maximum power dissipation* | $\mathrm{P}_{\text {max }}$ | - | 650 | - | mW |
| Inputs SDA, SCL (pins 8 and 9) |  |  |  |  |  |
| Input voltage HIGH | $V_{\text {IH }}$ | 3,0 | - | 5,5 | V |
| Input voltage LOW | $V_{\text {IL }}$ | 0 | - | 1,5 | V |
| Input current HIGH | ${ }^{-1} 1{ }_{\text {IH }}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Input current LOW | $\mathrm{I}_{\mathrm{IH}}$ | - | - | 0,4 | $\mu \mathrm{A}$ |
| Acknowledge sink current | ${ }^{\text {I ACK }}$ | 2,5 | - | - | mA |
| Maximum input frequency | $\mathrm{f}_{\mathrm{imax}}$ | 100 | - | - | kHz |
| Outputs OUT 1 to OUT 5 (pins 3 to 7) |  |  |  |  |  |
| Maximum output current; source: "ON" | ${ }^{\text {I Oso }}$ | +85 | - | + 150 | mA |
| Maximum output current; source: "ON" $\mathrm{T}_{\mathrm{amb}}=80^{\circ} \mathrm{C}$ | ${ }^{\text {I Oso }}$ | 60 | - | - | mA |
| Output voltage HIGH at $\mathrm{I}_{\text {Oso }}=85 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | V - 2 | -- | - | V |
| Output current; sink "OFF" | ${ }^{\text {I Osi }}$ | -100 | --300 | - | $\mu \mathrm{A}$ |
| Output voltage LOW at $\mathrm{I}_{\mathrm{si}}=-100 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 100 | mV |
| Output voltage MEDIUM at $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}$ | $\mathrm{V}_{\text {OM }}$ | $V_{p}-0,5$ | - | - | v |
| OUT 1 used as subaddressing input |  |  |  |  |  |
| Input voltage HIGH (code 10 ) | VOUT 1H | 0,72 VP | - | $V_{P}$ | V |
| Input voltage MEDIUM (code 1 1) | VOUT 1M | $0,39 \mathrm{~V}_{\mathrm{P}}$ | - | 0,61 VP | $v$ |
| Input voltage LOW (code 0 1) | VOUT 1L | 0 | - | 0,28 VP | V |



Purchase of Philips $1^{2} \mathrm{C}$ components conveys a license under the Philips $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

* Outputs must not be driven simultaneously at maximum source current.


## REMOTE CONTROL TRANSMITTER

## GENERAL DESCRIPTION

The SAA3004 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.
The SAA3004 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.
The SAA3004 has the following features:

- Flashed or modulated transmission
- 7 sub-system addresses
- Up to 64 commands per sub-system address
- High-current remote output at $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}\left(-\mathrm{I}_{\mathrm{OH}}=40 \mathrm{~mA}\right)$
- Low number of additional components
- Key release detection by toggle bits
- Very low stand-by current $(<2 \mu \mathrm{~A})$
- Operational current $<2 \mathrm{~mA}$ at 6 V supply
- Wide supply voltage range (4 to 11 V )
- Ceramic resonator controlled frequency (typ. 450 kHz )
- Encapsulation: 20-lead plastic DIL or 20-lead plastic mini-pack (SO-20)


## PACKAGE OUTLINES

SAA3004P: 20-lead DIL; plastic (SOT 146).
SAA3004T: 20-lead mini-pack; plastic (SO20; SOT163A).


Fig. 1 Transmitter with SAA3004.

## INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRVON to DRV6N and SENON to SEN6N)
The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in Fig. 1. The driver outputs DRVON to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SENON to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable.The sense inputs have P -channel pull-up transistors, so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

## Address mode input (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRVON to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode. This allows the definition of seven sub-system addresses as shown in Table 3. If driver DRV6N is connected to ADRM the data output format of REMO is modulated or if not connected, flashed.
The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0 , flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by presssing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnN with the highest number ( $n$ ) defines the sub-system address, e.g. if driver DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in transmitters for more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4.
A change of the sub-system address will not start a transmission.

## Remote control signal output (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in Tables 1 and 2.
The information is defined by the distance $t_{b}$ between the leading edges of the flashed pulses or the first edge of the modulated pulses (see Fig. 3).
The format of the output data is given in Figs 2 and 3. In the flashed transmission mode the data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and SO, and six bits F, E, D, C, B and A, which are defined by the selected key.
In the modulated transmission mode the first toggle bit T1 is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence.
The toggle bits function as an indication for the decoder that the next instruction has to be considered as a new command.
The codes for the sub-system address and the selected key are given in Tables 3 and 4.
Oscillator input/output (OSCI and OSCO)
The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 400 kHz and 500 kHz as defined by the resonator.

## FUNCTIONAL DESCRIPTION

## Keyboard operation

In the stand-by mode all drivers (DRVON to DRV6N) are on. Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time $\mathrm{t}_{\mathrm{DB}}$ (see Fig. 4) the output drivers (DRVON to DRV6N) become active successively.
Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch. In contradiction to the command code the sub-system address is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.
In a multiple key-stroke sequence (see Fig. 5) the command code is always altered in accordance with the sensed key.

## Multiple key-stroke protection

The keyboard is protected against multiple key-strokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see Fig. 5). In case of a multiple key-stroke the scan repetition rate is increased to detect the release of a key as soon as possible.
There are two restrictions caused by the special structure of the keyboard matrix:

## FUNCTIONAL DESCRIPTION (continued)

- The keys switching to ground (code numbers $7,15,23,31,39,47,55$ and 63 ) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored.
- SEN5N and SEN6N are not protected against multiple key-stroke on the same driver line, because this condition has been used for the definition of additional codes (code numbers 56 to 63).


## Output sequence (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in Figs 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted words will always be completed after the key is released.
The toggle bits T0 and T1 are incremented if the key is released for a minimum time trEL (see Fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.

(a)

(b)

Fig. 2 Data format of REMO output; REF = reference time; TO and T1 = toggle bits; S0, S1 and S2 = system address; A, B, C, D, E and F = command bits.
(a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed).
(b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).

(1) Flashed pulse.
(2) Modulated pulse ( $\mathrm{t}_{\mathrm{pW}}=\left(5 \times \mathrm{t}_{\mathrm{M}}\right)+\mathrm{t}_{\mathrm{MH}}$.

Fig. 3 REMO output waveform.
DEVELOPMENT DATA



Table 1 Pulse train timing

| mode | $T_{0}$ <br> ms | $\mathrm{t}_{\mathrm{p}}$ <br> $\mu \mathrm{s}$ | $\mathrm{t}_{\mathrm{M}}$ <br> $\mu \mathrm{s}$ | $\mathrm{t}_{\mathrm{ML}}$ <br> $\mu \mathrm{s}$ | $\mathrm{t}_{M H}$ <br> $\mu \mathrm{~s}$ | $\mathrm{t}_{W}$ <br> ms |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| flashed | 2,53 | 8,8 | - | - | - | 121 |
| modulated | 2,53 | - | 26,4 | 17,6 | 8,8 | 121 |


| $f_{\mathrm{OSC}}$ | 455 kHz | $\mathrm{t}_{\mathrm{OSC}}=2,2 \mu \mathrm{~s}$ |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{p}}$ | $4 \times \mathrm{t}_{\mathrm{OSC}}$ | flashed pulse width |
| $\mathrm{t}_{\mathrm{M}}$ | $12 \times \mathrm{t}_{\mathrm{OSC}}$ | modulation period |
| $\mathrm{t}_{\mathrm{ML}}$ | $8 \times \mathrm{t}_{\mathrm{OSC}}$ | modulation period LOW |
| $\mathrm{t}_{\mathrm{MH}}$ | $4 \times \mathrm{t}_{\mathrm{OSC}}$ | modulation period HIGH |
| $T_{\mathrm{O}}$ | $1152 \times \mathrm{t}_{\mathrm{OSC}}$ | basic unit of pulse distance |
| $\mathrm{t}_{\mathrm{W}}$ | $55296 \times \mathrm{t}_{\mathrm{OSC}}$ |  |

Table 2 Pulse train separation ( $\mathrm{t}_{\mathrm{b}}$ )

| code | $\mathrm{t}_{\mathrm{b}}$ |
| :--- | :--- |
| logic "0' | $2 \times \mathrm{T}_{0}$ |
| logic "1" | $3 \times \mathrm{T}_{0}$ |
| reference time | $3 \times \mathrm{T}_{0}$ |
| toggle bit time | $2 \times \mathrm{T}_{0}$ or $3 \times \mathrm{T}_{0}$ |

Table 3 Transmission mode and sub-system address selection
The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRVON to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode.

| mode | sub-system address |  |  |  | driver DRVnN for $\mathrm{n}=$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | \# | S2 | S1 | SO | 0 | 1 | 2 | 3 | 4 | 5 | 6 |
| F | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| L | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |
| A | 2 | 0 | 0 | 1 | X | 0 |  |  |  |  |  |
| S | 3 | 0 | 1 | 0 | X | X | 0 |  |  |  |  |
| H | 4 | 0 | 1 | 1 | X | X | X | 0 |  |  |  |
| E | 5 | 1 | 0 | 0 | X | X | X | X | 0 |  |  |
| D | 6 | 1 | 0 | 1 | X | $X$ | $X$ | X | X | 0 |  |
| M |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  | 0 |
| D | 1 | 0 | 0 | 0 | 0 |  |  |  |  |  | 0 |
| U | 2 | 0 | 0 | 1 | X | 0 |  |  |  |  | 0 |
| L | 3 | 0 | 1 | 0 | X | X | 0 |  |  |  | 0 |
| A | 4 | 0 | 1 | 1 | X | $X$ | $X$ | 0 |  |  | 0 |
| T | 5 | 1 | 0 | 0 | X | $X$ | $X$ | X | 0 |  | 0 |
| E | 6 |  | 0 | 1 | X | X | $X$ | X | $X$ | 0 | 0 |
| D |  |  |  |  |  |  |  |  |  |  |  |

$$
\begin{aligned}
& 0= \\
& \text { blankected to ADRM } \\
&= \text { not connected } \\
& \text { to ADRM } \\
& X \quad= \text { don't care }
\end{aligned}
$$

Table 4 Key codes

| matrix drive | matrix <br> sense | F | E | D | C | B | A | matrix position |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRVON | SENON | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DRV1N | SENON | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| DRV2N | SENON | 0 | 0 | 0 | 0 | 1 | 0 | 2 |
| DRV3N | SENON | 0 | 0 | 0 | 0 | 1 | 1 | 3 |
| DRV4N | SENON | 0 | 0 | 0 | 1 | 0 | 0 | 4 |
| DRV5N | SENON | 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| DRV6N | SENON | 0 | 0 | 0 | 1 | 1 | 0 | 6 |
| $\mathrm{V}_{\text {SS }}$ | SENON | 0 | 0 | 0 | 1 | 1 | 1 | 7 |
| * | SEN1N | 0 | 0 | 1 |  | ** |  | 8 to 15 |
| * | SEN2N | 0 | 1 | 0 |  | ** |  | 16 to 23 |
| * | SEN3N | 0 | 1 | 1 |  | ** |  | 24 to 31 |
| * | SEN4N | 1 | 0 | 0 |  | ** |  | 32 to 39 |
| * | SEN5N | 1 | 0 | 1 |  | ** |  | 40 to 47 |
| * | SEN6N | 1 | 1 | 0 |  | ** |  | 48 to 55 |
| * | SEN5N and SEN6N | 1 | 1 | 1 |  | ** |  | 56 to 63 |

* The complete matrix drive as shown above for SENON is also applicable for the matrix sense inputs SEN1N to SEN6N and the combined SEN5N/SEN6N.
** The $C, B$ and $A$ codes are identical to SENON as given above.



## RATINGS

## Limiting values in accordance with the Absolute Maximum System (IEC 134)

| Supply voltage range | $V_{\text {DD }}$ | $-0,5$ to +15 |  | V |
| :---: | :---: | :---: | :---: | :---: |
| Input voltage range | $V_{1}$ | $-0,5$ to $\vee_{\text {DD }}+0,5$ |  | V |
| Output voltage range | $\mathrm{V}_{\mathrm{O}}$ | $-0,5$ to $V_{\text {DD }}+0,5$ |  | V |
| D.C. current into any input or output | $\pm 1$ | max. | 10 | mA |
| Peak REMO output current during $10 \mu \mathrm{~s}$; duty factor $=1 \%$ | ${ }^{-1}$ (REMO)M | max. | 300 | mA |
| Power dissipation per package for $\mathrm{T}_{\mathrm{amb}}=-20$ to $+70^{\circ} \mathrm{C}$ | $P_{\text {tot }}$ | max. | 200 | mW |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature range | Tamb | -20 to +70 |  | ${ }^{\circ} \mathrm{C}$ |

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified


CHARACTERISTICS (continued)
$V_{S S}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified

| parameter | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \text { (V) } \end{aligned}$ | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data output REMO |  |  |  |  |  |  |
| Output voltage HIGH | 6 | $\mathrm{V}_{\mathrm{OH}}$ | 3 | - | - | V |
| $-^{1} \mathrm{OH}=40 \mathrm{~mA}$ | 9 | $\mathrm{V}_{\mathrm{OH}}$ | 6 | - | - | V |
| Output voltage LOW | 6 | $\mathrm{V}_{\text {OL }}$ | - | - | 0,2 | V |
| $\mathrm{I}_{\text {OL }}=0,3 \mathrm{~mA}$ | 9 | $\mathrm{V}_{\text {OL }}$ | - | - | 0,1 |  |
| Oscillator |  |  |  |  |  |  |
| Input current OSCl at $\mathrm{V}_{\mathrm{DD}}$ | 6 | 11 | 0,8 | - | 2,7 | $\mu \mathrm{A}$ |
| Output voltage HIGH $-\mathrm{I}_{\mathrm{OL}}=0,1 \mathrm{~mA}$ | 6 | $\mathrm{V}_{\mathrm{OH}}$ | - | - | $V_{\text {DD }}-0,6$ | V |
| Output voltage LOW $\mathrm{I}_{\mathrm{OH}}=0,1 \mathrm{~mA}$ | 6 | $\mathrm{V}_{\text {OL }}$ | - | - | 0,6 | V |

## LOW VOLTAGE INFRARED REMOTE CONTROL TRANSMITTER (RC-5)

## GENERAL DESCRIPTION

The SAA3006 is intended as a general purpose (RC-5) infrared remote control system for use where only low supply voltages are available. The device can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands.
The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified later in this publication (see KEY ACTIVITIES).

## Features

- Low supply voltage requirements
- Very low current consumption
- For infrared transmission link
- Transmitter for $32 \times 64$ commands
- One transmitter controls 32 systems
- Transmission biphase technique
- Short transmission times; speed-up of system reaction time
- Single-pin oscillator input
- Input protection
- Test mode facility


## QUICK REFERENCE DATA

| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | 2 to 7 | V |
| :--- | :--- | :--- | :--- |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | 0,5 to $\left(\mathrm{V}_{\mathrm{DD}}+0,5\right)$ | $\mathrm{V}^{*}$ |
| Input current | $\pm I_{1}$ | $\max .10$ | mA |
| Output voltage range | $\mathrm{V}_{\mathrm{O}}$ | $-0,5$ to $\left(\mathrm{V}_{\mathrm{DD}}+0,5\right)$ | $\mathrm{V}^{*}$ |
| Output current | $\pm I_{\mathrm{O}}$ | $\max .10$ | mA |
| Operating ambient temperature range | $\mathrm{Tamb}_{\mathrm{amb}}$ | -25 to +85 | ${ }^{\circ} \mathrm{C}$ |

[^10]
## PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).


Fig. 1 Block diagram.
DEVELOPMENT DATA


Fig. 2 Pinning diagram.

## PINNING

| 14 | $\mathrm{V}_{\text {SS }}$ | negative supply (ground) |
| :---: | :---: | :---: |
| 28 | $V_{\text {DD }}$ | positive supply |
| 21 | X0 |  |
| 22 | $\times 1$ |  |
| 23 | X2 |  |
| 24 | X3 | keyboard command inputs with |
| 25 | X4 | P-channel pull-up transistors |
| 26 | X5 |  |
| 27 | X6 |  |
| 1 | X7 |  |
| 3 | Z0 |  |
| 4 | Z1 | keyboard system inputs with |
| 5 | Z2 | P-channel pull-up transistors |
| 6 | Z3 |  |
| 2 | SSM | system mode selection input |
| 20 | TP1 | test input |
| 19 | TP2 | test input/output |
| 18 | OSC | oscillator input |
| 17 | DR0 |  |
| 16 | DR1 |  |
| 15 | DR2 |  |
| 13 | DR3 | scan driver output with open |
| 12 | DR4 | drain N -channel transistors |
| 11 | DR5 |  |
| 10 | DR6 |  |
| 9 | DR7 |  |
| 7 | MDATA | remote signal outputs |
| 8 | DATA | (3-state outputs) |


(1) Control inputs for operating modes, test modes and reset.
(2) Remote signal outputs.
(3) Keyboard command code matrix $8 \times 8$.
(4) Keyboard system code matrix $4 \times 8$.

Fig. 3 Keyboard interconnection.

## FUNCTIONAL DESCRIPTION

Combined system mode (SSM = LOW)
The X and Z -lines are active HIGH in the quiescent state. Legal key operation either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z- or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches, depending on whether sensing was found in the $\mathbf{Z}$ - or X -input matrix. After latching a system address number, the device will generate the last command (i.e. all command bits ' 1 ') in the chosen system as long as the key is pressed. Latching of a command number causes the device to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

## Single system mode (SSM = HIGH)

The X-lines are active HIGH in the quiescent state; the pull-up transistors of the Z -lines are switched off and the inputs are disabled. Only legal key operation in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z -lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up transistors in the Z -lines are switched off and the inputs are disabled again, while the transistors in the X -lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

Inputs
The command inputs X0 to X7 carry a logical ' 1 ' in the quiescent state by means of an internal pull-up transistor. When SSM is LOW, the system inputs $Z 0$ to $Z 3$ also carry a logical ' 1 ' in the quiescent state by means of an internal pull-up transistor.
When SSM is HIGH, the transistors are switched off and no current flows via the wired connection in the Z-DR matrix.

## Oscillator

The oscillator is formed by a ceramic resonator (catalogue number 242254098021 or equivalent) feeding the single-pin input OSC. Direct connection is made for supply voltages in the range 2 to $5,25 \mathrm{~V}$ but it is necessary to fit a $10 \mathrm{k} \Omega$ resistor in series with the resonator when using supply voltages in the range 2,6 to 7 V .

## Key-release detection

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important for multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key operation during code transmission, the correct system and command numbers are generated.

## FUNCTIONAL DESCRIPTION (continued)

## Outputs

The output DATA carries the generated information according to the format given in Fig. 4 and Tables 2 and 3. The code is transmitted in biphase; definitions of logical ' 1 ' and ' 0 ' are given in Fig. 5.
The code consists of four parts:

- Start part formed by 2 bits (two times a logical '1');
- Control part formed by 1 bit;
- System part formed by 5 bits;
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA but is modulated on a carrier frequency of $1 / 12$ of the oscillator frequency, so that each bit is presented as a burst of 32 pulses. To reduce power consumption, the carrier frequency has a $25 \%$ duty cycle.
In the quiescent state, both outputs are non-conducting (3-state outputs). The scan drivers DRO to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key operation all the driver outputs go into the high ohmic state; a scanning procedure is then started so that the outputs are switched into the conducting state one after the other.

## Reset action

The circuit will be reset immediately when a key release occurs during:

- debounce time;
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- the key is released while one of the driver outputs is in the low-ohmic ' 0 ' state;
- the key is released before detection of that key;
- there is no wired connection in the Z-DR matrix while SSM is HIGH.


## Test pin

The test pins TP1 and TP2 are used for testing in conjunction with inputs Z 2 and Z 3 as shown in Table 1.
Table 1 Test functions

| TP1 | TP2 | Z2 | Z3 | function |
| :---: | :---: | :---: | :---: | :---: |
| LOW | LOW | matrix input | matrix input | normal |
| LOW | HIGH | matrix input | matrix input | scan + output frequency <br> six times faster than normal |
| HIGH | output foSC |  |  |  |
| HIGH | LOW | LOW | reset |  |
| output fOSC |  |  |  |  |

## KEY ACTIVITIES

Every connection of one X -input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.
Activating more than one X -input at a time is an illegal keyboard operation and no circuit action is taken (oscillator does not start).
When SSM is LOW, every connection of one Z-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.
Activating two or more Z-inputs, or Z-inputs and X-inputs, at one time is an illegal keyboard operation and no circuit action is taken.
When SSM is HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is made, the code is not generated.
When one X or Z -input is connected to more than one DR-output, the last scan signal is considered legal.
The maximum allowable value of the contact series resistance of the keyboard switches is $7 \mathrm{k} \Omega$.


Fig. 4 DATA output format (RC-5).


Fig. 5 Biphase transmission code; 1 bit time $=3 \times 2^{8} \times$ TOSC (typically $1,778 \mathrm{~ms}$ ) where TOSC is the oscillator period time.

Table 2 Command matrix X-DR



Table 3 System matrix Z-DR

| system no. | Z-lines |  |  |  | DR-lines DR. |  |  |  |  |  |  |  | system bits S. . |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 4 | 3 | S. | 1 | 0 |
| 0 | - |  |  |  |  |  |  |  |  |  |  |  | $\bullet$ |  |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 0 |
| 1 | $\bullet$ |  |  |  |  | $\bullet$ |  |  |  |  |  |  | 0 | 0 | 0 | 0 | 1 |
| 2 | $\bullet$ |  |  |  |  |  | - |  |  |  |  |  | 0 | 0 | 0 | 1 | 0 |
| 3 | - |  |  |  |  |  |  | - |  |  |  |  | 0 | 0 | 0 | 1 | 1 |
| 4 | - |  |  |  |  |  |  |  | - |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 5 | - |  |  |  |  |  |  |  |  | - |  |  | 0 | 0 | 1 | 0 | 1 |
| 6 | - |  |  |  |  |  |  |  |  |  | $\bullet$ |  | 0 | 0 | 1 | 1 | 0 |
| 7 | $\bullet$ |  |  |  |  |  |  |  |  |  |  | - | 0 | 0 | 1 | 1 | 1 |
| 8 |  | $\bullet$ |  |  | $\bullet$ |  |  |  |  |  |  |  | 0 | 1 | 0 | 0 | 0 |
| 9 |  | $\bullet$ |  |  |  | $\bullet$ |  |  |  |  |  |  | 0 | 1 | 0 | 0 | 1 |
| 10 |  | - |  |  |  |  | - |  |  |  |  |  | 0 | 1 | 0 | 1 | 0 |
| 11 |  | - |  |  |  |  |  | - |  |  |  |  | 0 | 1 | 0 | 1 | 1 |
| 12 |  | - |  |  |  |  |  |  | - |  |  |  | 0 | 1 | 1 | 0 | 0 |
| 13 |  | - |  |  |  |  |  |  |  | - |  |  | 0 | 1 | 1 | 0 | 1 |
| 14 |  | - |  |  |  |  |  |  |  |  | $\bullet$ |  | 0 | 1 | 1 | 1 | 0 |
| 15 |  | $\bullet$ |  |  |  |  |  |  |  |  |  | - | 0 | 1 | 1 | 1 | 1 |
| 16 |  |  | $\bullet$ |  | $\bullet$ |  |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 0 |
| 17 |  |  | - |  |  | - |  |  |  |  |  |  | 1 | 0 | 0 | 0 | 1 |
| 18 |  |  | $\bullet$ |  |  |  | - |  |  |  |  |  | 1 | 0 | 0 | 1 | 0 |
| 19 |  |  | - |  |  |  |  | - |  |  |  |  | 1 | 0 | 0 | 1 | 1 |
| 20 |  |  | - |  |  |  |  |  | $\bullet$ |  |  |  |  | 0 | 1 | 0 | 0 |
| 21 |  |  | - |  |  |  |  |  |  | $\bullet$ |  |  | 1 | 0 | 1 | 0 | 1 |
| 22 |  |  | $\bullet$ |  |  |  |  |  |  |  | - |  | 1 | 0 | 1 | 1 | 0 |
| 23 |  |  | $\bullet$ |  |  |  |  |  |  |  |  | - | 1 | 0 | 1 | 1 | 1 |
| 24 |  |  |  | $\bullet$ | $\bullet$ |  |  |  |  |  |  |  | 1 | 1 | 0 | 0 | 0 |
| 25 |  |  |  | $\bullet$ |  | $\bullet$ |  |  |  |  |  |  | 1 | 1 | 0 | 0 | 1 |
| 26 |  |  |  | $\bullet$ |  |  | $\bullet$ |  |  |  |  |  | 1 | 1 | 0 | 1 | 0 |
| 27 |  |  |  | $\bullet$ |  |  |  | - |  |  |  |  | 1 | 1 | 0 | 1 | 1 |
| 28 |  |  |  | $\bullet$ |  |  |  |  | $\bullet$ |  |  |  | 1 | 1 | 1 | 0 | 0 |
| 29 |  |  |  | $\bullet$ |  |  |  |  |  | $\bullet$ |  |  | 1 | 1 | 1 | 0 | 1 |
| 30 |  |  |  | $\bullet$ |  |  |  |  |  |  | $\bullet$ |  | 1 | 1 | 1 | 1 | 0 |
| 31 |  |  |  | $\bullet$ |  |  |  |  |  |  |  | $\bullet$ | 1 | 1 | 1 | 1 | 1 |

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $\mathrm{V}_{\mathrm{SS}}$
Input voltage range
Input current
Output voltage range
Output current
Power dissipation output OSC
Power dissipation per output (all other outputs)
Total power dissipation per package
Operating ambient temperature range
Storage temperature range

| $V_{D D}$ | $-0,5$ | to |
| :--- | :--- | ---: |
| $V_{I}$ | $-0,5$ | $8,5 \mathrm{~V}$ |
| $+I_{I}$ | to $\left(\mathrm{V}_{D D}+0,5\right) \mathrm{V}^{*}$ |  |
| $\mathrm{~V}_{\mathrm{O}}$ | $-0,5$ | to $\left(\mathrm{V}_{D D}+0,5\right) \mathrm{V}^{*}$ |
| $+\mathrm{I}_{\mathrm{O}}$ | max. | 10 mA |
| $\mathrm{P}_{\mathrm{O}}$ | max. | 50 mW |
| $\mathrm{P}_{\mathrm{O}}$ | max. | 100 mW |
| $\mathrm{P}_{\text {tot }}$ | max. | 200 mW |
| $\mathrm{~T}_{\text {amb }}$ | -25 to | $+85{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | -55 to | $+150{ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

* $V_{D D}+0,5 \mathrm{~V}$ not to exceed 9 V .


## CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-25$ to $85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | - | $V_{\text {DD }}$ | 2 | - | 7 | V |
| Supply current at $I_{0}=0 \mathrm{~mA}$ for all outputs; X0 to $\mathrm{X7}$ and Z 3 at $\mathrm{V}_{\mathrm{DD}}$; all other inputs at $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$; excluding leakage current from open drain N -channel outputs; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 7 | IDD | - | - | 10 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |  |
| Keyboard inputs $X$ and $Z$ with P-channel pull-up transistors |  |  |  |  |  |  |
| Input current (each input) at $V_{1}=0 \mathrm{~V} ; \mathrm{TP}=\mathrm{SSM}=\mathrm{LOW}$ | 2 to 7 | $-11$ | 10 | - | 600 | $\mu \mathrm{A}$ |
| Input voltage HIGH | 2 to 7 | $\mathrm{V}_{\text {IH }}$ | 0,7 $\times \mathrm{V}_{\text {DD }}$ | - | $V_{\text {DD }}$ | V |
| Input voltage LOW | 2 to 7 | $V_{\text {IL }}$ | 0 | - | $0,3 \times V_{D D}$ | V |
| $\begin{aligned} & \text { Input leakage current } \\ & \text { at } T_{a m b}=25^{\circ} \mathrm{C} ; T P=\mathrm{HIGH} ; \\ & V_{I}=7 \mathrm{~V} \end{aligned}$ |  | $I_{\text {IR }}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  |  | $-\mathrm{IIR}$ | - | - | 1 | $\mu \mathrm{A}$ |
| SSM, TP1 and TP2 |  |  |  |  |  |  |
| Input voltage HIGH | 2 to 7 | $\mathrm{V}_{\text {IH }}$ | $0,7 \times V_{\text {DD }}$ | - | $V_{\text {DD }}$ | V |
| Input voltage LOW | 2 to 7 | $V_{\text {IL }}$ |  | - | $0,3 \times V_{\text {DD }}$ | V |
| Input leakage current at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; $V_{1}=7 \mathrm{~V}$ |  |  | - | - | 1 | $\mu \mathrm{A}$ |
| $V_{1}=0 \mathrm{~V}$ |  | IR $-I R$ | - | - |  | $\mu \mathrm{A}$ |
| OSC |  |  |  |  |  |  |
| $\begin{aligned} & \text { Input leakage current } \\ & \qquad \begin{array}{l} \text { at } T_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{V}_{1}=0 \mathrm{~V} ; \\ \text { TP1 }=\mathrm{HIGH} ; Z 2=Z 3=\text { LOW } \end{array} \end{aligned}$ | 2 to 7 | $-1$ | - | - | 2 | $\mu \mathrm{A}$ |


| parameter | $\mathrm{V}_{\text {DD }}(\mathrm{V})$ | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| DATA and MDATA |  |  |  |  |  |  |
| Output voltage HIGH at $-\mathrm{l}_{\mathrm{OH}}=0,4 \mathrm{~mA}$ | 2 to 7 | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0,3$ | - | - | v |
| Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=0,6 \mathrm{~mA}$ | 2 to 7 | $\mathrm{V}_{\text {OL }}$ | - | - | 0,3 | v |
| Output leakage current at: |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O}}=7 \mathrm{~V}$ |  | Ior | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{\mathrm{O}}=0 \mathrm{~V}$ |  | - ${ }_{\text {OR }}$ | - | - | 20 | $\mu \mathrm{A}$ |
| $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =25^{\circ} \mathrm{C} ; \\ \mathrm{V}_{\mathrm{O}} & =7 \mathrm{~V} \end{aligned}$ |  | Ior | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{v}_{\mathrm{O}}=0 \mathrm{~V}$ |  | ${ }_{-} \mathrm{O}$ OR | - | - | 2 | $\mu \mathrm{A}$ |
| DR0 to DR7, TP2 |  |  |  |  |  |  |
| Output voltage LOW at $\mathrm{IOL}_{\mathrm{OL}}=0,3 \mathrm{~mA}$ | 2 to 7 | $\mathrm{V}_{\text {OL }}$ | - | - | 0,3 | v |
| $\begin{aligned} & \text { Output leakage current } \\ & \text { at } V_{O}=7 \mathrm{~V} \\ & \text { at } V_{O}=7 \mathrm{~V} \end{aligned}$ | 7 | Ior | - | - | 10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & T_{\text {amb }}=25^{\circ} \mathrm{C} \\ & \text { OSC } \end{aligned}$ |  | IOR | - | - | 1 | $\mu \mathrm{A}$ |
| Oscillator current at $\mathrm{OSC}=\mathrm{V}_{\mathrm{DD}}$ | 7 | Iosc | 4,5 | - | 30 | $\mu \mathrm{A}$ |
| Oscillator |  |  |  |  |  |  |
| Maximum oscillator frequency at $C_{L}=40 \mathrm{pF}$ (Figs 6 and 7 ) | 2 | fosc | - | - | 450 | kHz |
| Free-running oscillator frequency at $\mathrm{Tamb}=25^{\circ} \mathrm{C}$ | 2 | fosc | 10 | - | 120 | kHz |



Fig. 6 Typical normalized input frequency as a function of the load (keyboard) capacitance.


Fig. 7 Test circuit for measurement of maximum oscillator frequency.

## INFRARED REMOTE CONTROL TRANSMITTER (LOW VOLTAGE)

## GENERAL DESCRIPTION

The SAA3007 transmitter IC for infrared remote control systems has a capacity for 1280 commands arranged in 20 subsystem address groups of 64 commands each. The subsystem address may be selected by press-button or slider switches, or be hard-wired.
Commands are transmitted in patterns of pulses coded by the pulse spacing. The pulses can be infrared flashed (single pulse) or modulated. Flashed infrared transmissions require a wideband preamplifier at the receiver, but modulated transmissions allow a narrow band receiver to be used for improved noise rejection. The modulation frequency of the SAA 3007 is 455 kHz which allows disturbance-free infrared operation in the presence of $10-100 \mathrm{kHz}$ fluorescent lamps.

## Features

- Flashed or modulated transmission modes
- Immune from fluorescent lamp disturbance in modulated mode
- Supply voltage range 2 V to $6,5 \mathrm{~V}$
- 40 mA output current capability
- Very low standby current ( $<4 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}$ )
- Up to 20 subsystem address groups
- Up to 64 commands per subsystem address $\}$ up to 1280 commands
- Requires few additional components


## PACKAGE OUTLINES

SAA3007P: 20-lead DIL; plastic (SOT 146).
SAA3007T: 20-lead mini-pack; plastic (SO20; SOT163A).


Fig. 1 SAA3007 application example.


Fig. 2 Pinning diagram.

## PINNING

1. REMO
2. SEN6N
3. SEN5N
4. SEN4N
5. SEN3N
6. SEN2N
7. SEN1N
8. SENON
9. ADRM
10. VSS
11. OSCI
12. OSCO
13. DRVON
14. DRV1N
15. DRV2N
16. DRV3N
17. DRV4N
18. DRV5N
19. DRV6N
20. $V_{D D}$
remote data output
rema
sense inputs from key matrix
address/mode control input
ground ( 0 V )
oscillator input
oscillator output
drive outputs to key matrix
positive supply voltage

## FUNCTIONAL DESCRIPTION

## Key matrix (DRVON - DRV6N and SENON - SEN6N)

The transmitter keyboard is arranged as a scanned matrix with seven driver lines (DRVON to DRV6N) and seven sensing lines (SENON to SEN6N) as shown in Fig. 1. The matrix allows generation of 56 command codes per subsystem address, with triple contacts all 64 commands are addressable, giving a maximum possibility of $\mathbf{1 2 8 0}$ commands.
Lines DRVON to DRV6N are driven by open drain N -channel transistors (conductive in standby mode). The sense lines go to P-channel pull-up transistors, so that they are HIGH until they are pulled LOW by key contact with a driver line. This key operation initiates a code transmission.
The maximum allowable value of contact series resistance for keyboard switches in the ON-state is $7 \mathrm{k} \Omega$.

## Address/mode input (ADRM)

Subsystem addresses are defined by connecting one or two of the key matrix driver lines (DRVON to DRV6N) to the ADRM input. This allows up to 20 subsystem addresses to be generated for the REMO output (bits S3, S2, S1 and S0) as shown in Table 1 and Fig. 3.
The transmission mode is defined by the DRV6N to ADRM connection as follows:
Flashed mode DRV6N not connected to ADRM
Modulated mode DRV6N connected to ADRM
When more than one connection is made to ADRM then all connections should be decoupled using diodes.
The ADRM input has switched pull-up and pull-down loads. In the standby mode only 'pull-down' is active and ADRM is held LOW (this condition is independent of ADRM circuit configuration and minimizes power loss in the standby mode).
When a key is pressed the transmitter becomes active, 'pull-down' is switched off, 'pull-up' is switched on and the driver line signals are sensed for the subsystem address coding.
The subsystem address is sensed only within the first scan cycle, whereas the command code is sensed in every scan. The transmitted subsystem address remains unchanged if the subsystem address selection is changed while the command key is pressed. A change of the subsystem address does not start a transmission.

## Remote control signal output (REMO)

The REMO output driver stage incorporates a bipolar emitter-follower which allows a high output current in the output active (HIGH) state. The format of the output pulse trains are shown in Fig. 3 and one cycle of the output waveform for flashed or modulated mode is shown in Fig. 4.
A data word starts with two toggle bits T0, T1 (Fig. 3) which indicate by changing state that the next instruction is a new command. The subsystem address is defined by the bits S3, S2, S1 and S0 (bit S3 is transmitted only for subsystem addresses 8 to 20). The selected command key is defined by bits F, E, D, C, B and A as shown in Table 2.

FUNCTIONAL DESCRIPTION (continued)

(a)

(b)

| T1, T0 | toggle bits |
| :--- | :--- |
| S3, S2, S1, S0 | subsystem address |
| A to F | command bits |
| tw | word length |
| binary values | determined by pulse spacing |

Fig. 3 Data format of remote control signal (REMO); (a) subsystem addresses 1 to 7, (b) subsystem addresses 8 to 20.

(1) Flashed mode
(2) Modulated mode

Fig. 4 Waveform for one pulse period at REMO output; for timing values see Table 3.
All pulse timings are multiples of the oscillator period ( $\mathrm{t}_{\mathrm{osc}}$ ) as given in Table 3. Information carried on the REMO output is defined as logic 1 or logic 0 by the time ( $\mathrm{t}_{\mathrm{b}}$ ) between leading edges of the initial pulses of adjacent pulse periods.

Oscillator (OSCI, OSCO)
The external components for the oscillator circuit are connected to OSCI and OSCO. The oscillator operates with a ceramic resonator in the frequency range 350 kHz to 500 kHz , as defined by the resonator. With a supply voltage of less then 3 V a $270 \mathrm{~K} \Omega$ resistor should be connected in parallel with the resonator (see Fig. 1).

Table 1 Definition of subsystem addresses

| address number | driver line(s) |  |  | add |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | connected to ADRM | S3 | S2 | S1 | So |
| 1 | no connection | - | 1 | 1 | 1 |
| 2 | DRVON | - | 0 | 0 | 0 |
| 3 | DRV1N | - | 0 | 0 | 1 |
| 4 | DRV2N | - | 0 | 1 | 0 |
| 5 | DRV3N | - | 0 | 1 | 1 |
| 6 | DRV4N | - | 1 | 0 | 0 |
| 7 | DRV5N | - | 1 | 0 | 1 |
| 8 | DRVON and DRV2N | 0 | 0 | 0 | 0 |
| 9 | DRVON and DRV3N | 1 | 0 | 0 | 0 |
| 10 | DRVON and DRV4N | 0 | 1 | 0 | 0 |
| 11 | DRVON and DRV5N | 1 | 1 | 0 | 0 |
| 12 | DRV1N and DRV2N | 0 | 0 | 0 | 1 |
| 13 | DRV1N and DRV3N | 1 | 0 | 0 | 1 |
| 14 | DRV1N and DRV4N | 0 | 1 | 0 | 1 |
| 15 | DRV1N and DRV5N | 1 | 1 | 0 | 1 |
| 16 | DRV2N and DRV3N | 1 | 0 | 1 | 0 |
| 17 | DRV2N and DRV4N | 0 | 1 |  | 0 |
| 18 | DRV2N and DRV5N | 1 | 1 | 1 | 0 |
| 19 | DRV3N and DRV4N | 0 | 1 | 1 | 1 |
| 20 | DRV3N and DRV5N | 1 | 1 | 1 | 1 |

Table 2 Definition of command codes

| key <br> pressed | drive-to-sense <br> connection made |  |  |  |  |  |  |  | F | E | D | C | B | A |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | DRVON to SENON | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |  |  |
| 1 | DRV1N to SENON | 0 | 0 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |
| 2 | DRV2N to SENON | 0 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 3 | DRV3N to SENON | 0 | 0 | 0 | 0 | 1 | 1 |  |  |  |  |  |  |  |
| 4 | DRV4N to SENON | 0 | 0 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |
| 5 | DRV5N to SENON | 0 | 0 | 0 | 1 | 0 | 1 |  |  |  |  |  |  |  |
| 6 | DRV6N to SENON | 0 | 0 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |
| 7 | DRV7N to SENON | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |  |  |  |
| 8 | DRVON to SEN1N | 0 | 0 | 1 | 0 | 0 | 0 |  |  |  |  |  |  |  |
| 9 | DRV1N to SEN1N | 0 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |
| 10 | DRV2N to SEN1N | 0 | 0 | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 11 | DRV3N to SEN1N | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |  |  |  |
| 12 | DRV4N to SEN1N | 0 | 0 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |
| 13 | DRVVN to SEN1N | 0 | 0 | 1 | 1 | 0 | 1 |  |  |  |  |  |  |  |
| 14 | DRVVN to SEN1N | 0 | 0 | 1 | 1 | 1 | 0 |  |  |  |  |  |  |  |
| 15 | DRV7N to SEN1N | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |  |  |  |

Table 2 Definition of command codes (continued)

| key pressed | drive-to-sense connection made | command code generated |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | F | E | D | C | B | A |
| 16 | DRVON to SEN2N | 0 | 1 | 0 | 0 | 0 | 0 |
| 17 | DRV1N to SEN2N | 0 | 1 | 0 | 0 | 0 | 1 |
| 18 | DRV2N to SEN2N | 0 | 1 | 0 | 0 | I | 0 |
| 19 | DRV3N to SEN2N | 0 | 1 | 0 | 0 | 1 | 1 |
| 20 | DRV4N to SEN2N | 0 | 1 | 0 | 1 | 0 | 0 |
| 21 | DRV5N to SEN2N | 0 | 1 | 0 | 1 | 0 | 1 |
| 22 | DRV6N to SEN2N | 0 | 1 | 0 | 1 | 1 | 0 |
| 23 | DRV7N to SEN2N | 0 | 1 | 0 | 1 | 1 | 1 |
| 24 | DRVON to SEN3N | 0 | 1 | 1 | 0 | 0 | 0 |
| 25 | DRV1N to SEN3N | 0 | 1 | 1 | 0 | 0 | 1 |
| 26 | DRV2N to SEN3N | 0 | 1 | 1 | 0 | 1 | 0 |
| 27 | DRV3N to SEN3N | 0 | 1 | 1 | 0 | 1 | 1 |
| 28 | DRV4N to SEN3N | 0 | 1 | 1 | 1 | 0 | 0 |
| 29 | DRV5N to SEN3N | 0 | 1 | 1 | 1 | 0 | 1 |
| 30 | DRV6N to SEN3N | 0 | 1 | 1 | 1 | 1 | 0 |
| 31 | DRV7N to SEN3N | 0 | 1 | 1 | 1 | 1 | 1 |
| 32 | DRVON to SEN4N | 1 | 0 | 0 | 0 | 0 | 0 |
| 33 | DRV1N to SEN4N | 1 | 0 | 0 | 0 | 0 | 1 |
| 34 | DRV2N to SEN4N | 1 | 0 | 0 | 0 | 1 | 0 |
| 35 | DRV3N to SEN4N | 1 | 0 | 0 | 0 | 1 | 1 |
| 36 | DRV4N to SEN4N | 1 | 0 | 0 | 1 | 0 | 0 |
| 37 | DRV5N to SEN4N | 1 | 0 | 0 | 1 | 0 | 1 |
| 38 | DRV6N to SEN4N | 1 | 0 | 0 | 1 | 1 | 0 |
| 39 | DRV7N to SEN4N | 1 | 0 | 0 | 1 | 1 | 1 |
| 40 | DRVON to SEN5N | 1 | 0 | 1 | 0 | 0 | 0 |
| 41 | DRV1N to SEN5N | 1 | 0 | 1 | 0 | 0 | 1 |
| 42 | DRV2N to SEN5N | 1 | 0 | 1 | 0 | 1 | 0 |
| 43 | DRV3N to SEN5N | 1 | 0 | 1 | 0 | 1 | 1 |
| 44 | DRV4N to SEN5N | 1 | 0 | 1 | 1 | 0 | 0 |
| 45 | DRV5N to SEN5N | 1 | 0 | 1 | 1 | 0 | 1 |
| 46 | DRV6N to SEN5N | 1 | 0 | 1 | 1 | 1 | 0 |
| 47 | DRV7N to SEN5N | 1 | 0 | 1 | 1 | 1 | 1 |
| 48 | DRVON to SEN6N | 1 | 1 | 0 | 0 | 0 | 0 |
| 49 | DRV1N to SEN6N | 1 | 1 | 0 | 0 | 0 | 1 |
| 50 | DRV2N to SEN6N | 1 | 1 | 0 | 0 | 1 | 0 |
| 51 | DRV3N to SEN6N | 1 | 1 | 0 | 0 | 1 | 1 |
| 52 | DRV4N to SEN6N | 1 | 1 | 0 | 1 | 0 | 0 |
| 53 | DRV5N to SEN6N | 1 | 1 | 0 | 1 | 0 | 1 |
| 54 | DRV6N to SEN6N | 1 | 1 | 0 | 1 | 1 | 0 |
| 55 | DRV7N to SEN6N | 1 | 1 | 0 | 1 | 1 | 1 |
| 56 | DRVON to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 0 | 0 |
| 57 | DRV1N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 0 | 1 |
| 58 | DRV2N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 1 | 0 |
| 59 | DRV3N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 1 | 1 |
| 60 | DRV4N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 0 | 0 |
| 61 | DRV5N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 0 | 1 |
| 62 | DRV6N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 1 | 0 |
| 63 | DRV7N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 1 | 1 |

Table 3 Pulse timing

| parameter | symbol | duration | duration at $\mathrm{f}_{\mathrm{osc}}=455 \mathrm{kHz}$; $\mathrm{t}_{\mathrm{OSC}}=2,2 \mu \mathrm{~s}$ |
| :---: | :---: | :---: | :---: |
| Flashed pulse width <br> Modulation period <br> Modulation LOW time <br> Modulation HIGH time <br> Modulation pulse width <br> Basic unit of pulse spacing <br> Word length for subsystem addresses 1 to 7 <br> 8 to 20 | $\begin{aligned} & \mathrm{t}_{\mathrm{p}} \\ & \mathrm{t}_{\mathrm{M}} \\ & \mathrm{t}_{\mathrm{ML}} \\ & \mathrm{t}_{\mathrm{MH}} \\ & \mathrm{t}_{\mathrm{pw}} \\ & \mathrm{t}_{\mathrm{o}} \\ & \\ & \mathrm{tw} \\ & \mathrm{tw} \end{aligned}$ | $\begin{array}{r} 4 \times \mathrm{t}_{\mathrm{OsC}} \\ 1 \times \mathrm{t}_{\mathrm{osc}} \\ 0,5 \times \mathrm{t}_{\mathrm{OSC}} \\ 0,5 \times \mathrm{t}_{\mathrm{OSC}} \\ 7 \mathrm{t}_{\mathrm{M}}+\mathrm{t}_{\mathrm{MH}} \\ 1152 \times \mathrm{t}_{\mathrm{osc}} \end{array}$ <br> $55296 \times \mathrm{t}_{\mathrm{osc}}$ $59904 \times$ tosc | $\begin{gathered} 8,8 \mu \mathrm{~s} \\ 2,2 \mu \mathrm{~s} \\ 1,1 \mu \mathrm{~s} \\ 1,1 \mu \mathrm{~s} \\ 16,5 \mu \mathrm{~s} \\ 2,53 \mathrm{~ms} \end{gathered}$ <br> 121 ms 132 ms |
| Pulse spacing for logic 0 logic 1 | $\begin{aligned} & t_{b} \\ & t_{b} \end{aligned}$ | $\begin{aligned} & 2 \times t_{0} \\ & 3 \times t_{0} \end{aligned}$ | $\begin{aligned} & 5,06 \mathrm{~ms} \\ & 7,59 \mathrm{~ms} \end{aligned}$ |

## OPERATION

## Keyboard

In the standby mode all drivers DRVON - DRV6N are 'on' but are non-conducting due to their open drain configuration. When a key is pressed, a completed drain connection pulls down one or more of the sense lines to ground. Referring to Fig. 5, the power-up sequence for the IC commences as a key is pressed. The oscillator becomes active and then, following the debounce time ( $t_{\mathrm{DB}}$ ), the output drivers become active successively.
Within the first scan cycle the mode selection, subsystem address and the selected command are sensed and loaded into an internal data latch.

## Multiple keystroke protection

In a multiple keystroke sequence the command selected is always that of the first key to be sensed and the scan rate increases to speed detection of a key-release (Fig. 6).
If more than one key is pressed at the same time, the output sequence is not changed.
There are two restrictions caused by the special structure of the keyboard matrix:
The keys switching directly to ground (codes $7,15,23,31,39,47,55,63$ ) are not completely covered by multiple keystroke protection. If one sense input is switched to ground, other keys on that sense line are ignored.
The sense lines SEN5N and SEN6N are not protected against multiple keystrokes on the same driver line because this has been used to define codes 56 to 63 .

## Output sequence

The output operation starts when the selected code has been detected. A burst of pulses, including the latched address and command codes, is generated at the output REMO for as long as the key is pressed. The format of the output pulse train is as shown in Figs 3 and 4. The operation is terminated by releasing the key, or by pressing more than one key at the same time. Once a sequence has been started, the transmitted words will always be completed after the key has been released.
The toggle bits T0, T1 are incremented if the key is released for a minimum time trEL (Fig. 5). They remain unchanged in a multiple keystroke sequence.
DEVELOPMENT DATA


tDB, t T and $\mathrm{t} W$ are as per Fig. 5 .

## RATINGS

Limiting values in accordance with the Absolute Maximum Rating System（IEC 134）

| parameter | symbol | min． | max． | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{20-10}$ | $-0,3$ | +7 | V |
| Input voltage range | $\mathrm{V}_{\mathrm{I}}$ | $-0,3$ | $\mathrm{~V}_{\mathrm{DD}}+0,3$ | V |
| Output voltage range | $\mathrm{V}_{\mathrm{O}}$ | $-0,3$ | $\mathrm{~V}_{\mathrm{DD}}+0,3$ | V |
| Total power dissipation |  |  |  |  |
| DIL package（SOT－146C1） | $\mathrm{P}_{\text {tot }}$ | - | 300 | mW |
| mini－pack（SO－20；SOT－163A） | $\mathrm{P}_{\text {tot }}$ | - | 200 | mW |
| Power dissipation |  |  |  |  |
| $\quad$ matrix outputs DRVON to DRV6N | $\mathrm{P}_{\mathrm{O}}$ | - | 50 | mW |
| remote data output REMO | $\mathrm{P}_{\mathrm{O}}$ | - | 200 | mW |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -20 | +70 | $\mathrm{o}_{\mathrm{C}}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -20 | +125 | $\mathrm{o}_{\mathrm{C}}$ |

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling．However，to be totally safe，it is desirable to take normal precautions appropriate to handling MOS devices（see ＇Handling MOS Devices＇）．

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$ ；unless otherwise specified

| parameter | conditions | symbol | min． | typ． | max． | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | pin 20 | $V_{\text {DD }}$ | 2，0 | － | 6，5 | V |
| Supply current active | $\mathrm{f}_{\text {osc }}=455 \mathrm{kHz}$ ； |  |  |  |  |  |
|  | $\mathrm{V}_{\text {DD }}=3,0 \mathrm{~V}$ | IDD | － | 0，25 | － | mA |
|  | $V_{\text {DD }}=4,5 \mathrm{~V}$ | IDD | － | 0，5 | － | mA |
|  | $V_{\text {DD }}=6,0 \mathrm{~V}$ | IDD | － | 1，0 | － | mA |
| Supply current standby mode | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25{ }^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{DD}}=6,0 \mathrm{~V} \end{aligned}$ | ID | － | － | 4 | $\mu \mathrm{A}$ |
| Oscillator frequency （ceramic resonator） | $\mathrm{V}_{\mathrm{DD}}=2$ to $6,5 \mathrm{~V}$ | $\mathrm{f}_{\text {osc }}$ | 350 | － | 500 | kHz |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inputs SENON to SEN6N |  |  |  |  |  |  |
| Input voltage LOW | $V_{\text {DD }}=2$ to $6,5 \mathrm{~V}$ | $V_{\text {IL }}$ | - | - | $0,3 \times \vee \mathrm{DD}$ | V |
| Input voltage HIGH | $V_{D D}=2$ to $6,5 \mathrm{~V}$ | $V_{\text {IH }}$ | $0,7 \times V_{\text {DD }}$ | - | - | V |
| Input current <br> (P-channel pull-up) | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}$ | $-11$ | 10 | - | 100 | $\mu \mathrm{A}$ |
|  | $V_{\text {IL }}=0 \mathrm{~V} ; \mathrm{V}_{\text {DD }}=6,5 \mathrm{~V}$ | $-11$ | 100 | - | 600 | $\mu \mathrm{A}$ |
| Outputs DRVON to DRV6N (open drain) |  |  |  |  |  |  |
| Output voltage "ON" | $\mathrm{I}^{\mathrm{O}}=0,25 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}$ | VOL | - | - | 0,3 | V |
|  | $\mathrm{I}_{\mathrm{O}}=2,5 \mathrm{~mA} ; \mathrm{V}_{\mathrm{DD}}=6,5 \mathrm{~V}$ | VOL | - | - | 0,6 | V |
| Output current "OFF" | $V_{D D}=6,5 \mathrm{~V}$ | Io | - | - | 10 | $\mu \mathrm{A}$ |
| Input ADRM |  |  |  |  |  |  |
| Input voltage LOW |  | $V_{\text {IL }}$ | - | - | 0,4 $\times$ VDD | V |
| Input voltage HIGH |  | $V_{\text {IH }}$ | $0,85 \times V_{\text {DD }}$ | - | - | V |
| Input current |  |  |  |  |  |  |
| (switched P - and N channel pull-up and pull-down) |  |  |  |  |  |  |
| pull-up active | $\mathrm{V}_{1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}$ | -IIL | 10 | - | 100 | $\mu \mathrm{A}$ |
|  | $V_{1}=0 V_{i} V_{D D}=6,5 \mathrm{~V}$ | -IIL | 100 | - | 600 | $\mu \mathrm{A}$ |
| pull-down active | $V_{1}=V_{D D} ; V_{D D}=2 \mathrm{~V}$ | IIH | 10 | - | 100 | $\mu \mathrm{A}$ |
|  | $V_{1}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=6,5 \mathrm{~V}$ | ${ }^{1 / \mathrm{H}}$ | 100 | - | 600 | $\mu \mathrm{A}$ |
| Output REMO |  |  |  |  |  |  |
| Output voltage HIGH | $\begin{aligned} & -\mathrm{IOH}=40 \mathrm{~mA} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{DD}}=2 \mathrm{~V}$ | VOH | 0,8 | - | - | V |
|  | $\mathrm{V}_{\text {DD }}=6,5 \mathrm{~V}$ | VOH | 5,0 | - | - | V |
|  | $\begin{aligned} & -\mathrm{OH}=100 \mathrm{~mA} ; \\ & \mathrm{T}^{\mathrm{Omb}}=25{ }^{\circ} \mathrm{C} ; \end{aligned}$ |  |  |  |  |  |
|  | $\begin{aligned} & l_{\mathrm{amb}}=25 \\ & \mathrm{~V}_{\mathrm{DD}}=4 \mathrm{~V} \end{aligned}$ | VOH | 1,5 | - | - | V |
|  | $V_{D D}=6,5 \mathrm{~V}$ | $\mathrm{VOH}^{\text {O }}$ | 4,5 | - | - | V |
|  | $-\mathrm{IOH}=0,5 \mathrm{~mA}$; |  |  |  |  |  |
|  | $\mathrm{V}_{\text {DD }}=2 \mathrm{~V}$ | VOH | $0,8 \times V_{\text {DD }}$ | - | - | V |
| Output voltage LOW | $\mathrm{I}^{\prime} \mathrm{OL}=0,5 \mathrm{~mA}$; |  |  |  |  |  |
|  | $\begin{aligned} & V D D=2 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=2,0 \mathrm{~mA} ; \end{aligned}$ | VOL | - | - | 0,4 |  |
|  | $V_{D D}=6,5 \mathrm{~V}$ | VOL | - | - | 0,4 | V |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input OSCI |  |  |  |  |  |  |
| Input current HIGH | $V_{D D}=2 \mathrm{~V}$ | 1 IH | - | - | 5,0 | $\mu \mathrm{A}$ |
|  | $V_{D D}=6,5 \mathrm{~V}$ | IIH | 5,0 | - | 70 | $\mu \mathrm{A}$ |
| Output OSCO |  |  |  |  |  |  |
| Output voltage HIGH | $\begin{aligned} & -\mathrm{I}_{\mathrm{OH}}=100 \mu \mathrm{~A} ; \\ & \mathrm{VDD}=6,5 \mathrm{~V} \end{aligned}$ | VOH | VDD -0,8 | - | - | V |
| Output voltage LOW | $\begin{aligned} & \mathrm{IOL}=100 \mu \mathrm{~A} ; \\ & \mathrm{V} D \mathrm{~F}=6,5 \mathrm{~V} \end{aligned}$ | VOL | - | - | 0,7 | V |

# INFRARED REMOTE CONTROL TRANSMITTER (RECS 80 LOW VOLTAGE) 

## GENERAL DESCRIPTION

The SAA3008 transmitter IC is designed for infrared remote control systems. It has a capacity for 1280 commands arranged in 20 sub-system address groups of 64 commands each. The subsystem address may be selected by press-button, slider switches or be hard-wired.
Commands are transmitted in patterns which are pulse distance coded. Modulated pulse transmissions allow a narrow-band receiver to be used for improved noise rejection. The modulation frequency of the SAA3008 is 38 kHz which is $1 / 12$ of the oscillator frequency of 455 kHz (typical).

## Features

- Modulated transmission
- Ceramic resonator controlled frequency
- Data-word-start with reference time of unique start pattern
- Supply voltage range 2 V to 6.5 V
- 40 mA output current capability
- Very low standby current ( $<4 \mu \mathrm{~A}$ at $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V}$ )
- Up to 20 subsystem address groups
- Up to 64 commands per subsystem address
- Requires few additional components


## PACKAGE OUTLINES

SAA3008P: 20-lead DIL; plastic (SOT146).
SAA3008T: 20-lead mini-pack; plastic (SO20; SOT163A).


Fig. 1 SAA3008 application example.

PINNING

| 1 | REMO | remote data output |
| :---: | :---: | :---: |
| 2 | SEN6N |  |
| 3 | SEN5N |  |
| 4 | SEN4N |  |
| 5 | SEN3N | sense inputs from key matrix |
| 6 | SEN2N |  |
| 7 | SEN1N |  |
| 8 | SENON |  |
| 9 | ADRM | address/mode control input |
| 10 | $V_{S S}$ | ground ( 0 V ) |
| 11 | OSCI | oscillator input |
| 12 | OSCO | oscillator output |
| 13 | DRVON |  |
| 14 | DRV1N |  |
| 15 | DRV2N |  |
| 16 | DRV3N | drive outputs to key matrix |
| 17 | DRV4N |  |
| 18 | DRV5N |  |
| 19 | DRV6N |  |
| 20 | $V_{D D}$ | positive supply voltage |

## FUNCTIONAL DESCRIPTION

## Key matrix (DRVON - DRV6N and SENON - SEN6N)

The transmitter keyboard is arranged as a scanned matrix with seven driver outputs (DRVON to DRV6N) and seven sensing inputs (SENON to SEN6N) as shown in Fig.1. The driver outputs are open-drain n-channel transistors which are conductive in the stand-by mode. The sensing inputs enable the generation of 56 command codes. With two external diodes connected (or triple contact), as in Fig.1, all 64 commands are addressable. The sense lines have p-channel pull-up transistors, so that they are HIGH until pulled LOW by connecting them to an output via a key depression to initiate a code transmission.
The maximum allowable value of contact series resistance for keyboard switches in the ON -state is $7 \mathrm{k} \Omega$.

## Address/mode input (ADRM)

Subsystem addresses are defined by connecting one or two of the key matrix driver lines (DRVON to DRV6N) to the ADRM input. This allows up to 20 subsystem addresses to be generated for the REMO output (bits S3, S2, S1 and S0) as shown in Table 1 and Fig.3.
The transmission mode is defined by the DRV6N to ADRM connection as follows:

- Mode 1 DRV6N not connected to ADRM
- Mode 2
DRV6N connected to ADRM

In Mode 1 the reference time REF equals 3To, this may be used as a reference time for the decoding sequence. In Mode 2 an additional modulated pulse has been inserted into the middle of the reference time, therefore, these pulses are now separated by 1.5 To. This unique start pattern START uses the detection of a beginning word (see Fig.3).
When more than one connection is made to ADRM then all connections should be decoupled using diodes.
The ADRM input has switched pull-up and pull-down loads. In the standby mode only pull-down load is active and ADRM input is held LOW (this condition is independent of the ADRM circuit configuration and minimizes power loss in the standby mode). When a key is pressed the transmitter becomes active (pull-down is switched OFF, pull-up is switched ON) and the driver line signals are sensed for the subsystem address coding.
The subsystem address is sensed only within the first scan cycle, whereas the command code is sensed in every scan. The transmitted subsystem address remains unchanged if the subsystem address selection is changed while the command key is pressed. A change of the subsystem address does not start a transmission.
In a multiple keystroke sequence (Fig.6) the second word B might be transmitted with subsystem address 18 or 19 instead of the preselected subsystem address (Table 1). This is only relevant for systems decoding subsystem address 18 or 19 .

## Remote control signal output (REMO)

The REMO output driver stage incorporates a bipolar emitter-follower which allows a high output current in the output active (HIGH) state (Fig.7).
The information is defined by the distance ' $t_{b}$ ' between the leading edges of the modulated pulses (Fig.4). The distance $t_{b}$ is a multiple of the basic unit $T_{0}$ (Table 3) which equals 1152 periods of the oscillator frequency $\mathrm{f}_{\text {osc }}$ (Table 3). The pulses are modulated with 6 periods of $1 / 12$ of the oscillator frequency ( 38 kHz ).
The format of the output data is illustrated in Figs 3 and 4.
A data word starts with the reference time and toggle bit TO and is followed by the definition bits for the subsystem address S3, S2, S1 and S0 (bit S3 is transmitted only for subsystem addresses 8 to 20). The selected command key is defined by bits F, E, D, C, B and A as shown in Table 2.

## FUNCTIONAL DESCRIPTION (continued)

The toggle bit TO acts as an indication for the decoder whether the next instruction should be considered as a new command or not. The codes for the subsystem address and the selected key are given in Table 3.

(a) Transmission with reference time and subsystem addresses 1 to 7.

(b) Transmission with start-pattern and subsystem addresses 8 to 20 .

Where:
Reference time start pattern TO toggle bit S3, S2, S1, SO subsystem address
A to $F$ command bits
tw word length binary values determined by pulse spacing

Fig. 3 Data format of remote control signal (REMO).


Fig. 4 Waveform for one pulse period at REMO output; for timing values see Table 3.

## Oscillator (OSCI, OSCO)

The external components for the oscillator circuit are connected to OSCI and OSCO. The oscillator operates with a ceramic resonator in the frequency range 350 kHz to 500 kHz , as defined by the resonator. When operating at a supply voltage of below 3 Va 270 kHz resistor should be connected in parallel with the resonator.

Table 1 Definition of subsystem addresses

| address <br> number | driver line(s) connected to ADRM | subsystem address |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S3 | S2 | S1 | S0 |
| 1 | no connection | - | 1 | 1 | 1 |
| 2 | DRVON | - | 0 | 0 | 0 |
| 3 | DRV1N | - | 0 | 0 | 1 |
| 4 | DRV2N | - | 0 | 1 | 0 |
| 5 | DRV3N | - | 0 | 1 | 1 |
| 6 | DRV4N | - | 1 | 0 | 0 |
| 7 | DRV5N | - | 1 | 0 | 1 |
| 8 | DRVON and DRV2N | 0 | 0 | 0 | 0 |
| 9 | DRVON and DRV3N | 1 | 0 | 0 | 0 |
| 10 | DRVON and DRV4N | 0 | 1 | 0 | 0 |
| 11 | DRVON and DRV5N | 1 | 1 | 0 | 0 |
| 12 | DRV1N and DRV2N | 0 | 0 | 0 | 1 |
| 13 | DRV1N and DRV3N | 1 | 0 | 0 | 1 |
| 14 | DRV1N and DRV4N | 0 | 1 | 0 | 1 |
| 15 | DRV1N and DRV5N | 1 | 1 | 0 | 1 |
| 16 | DRV2N and DRV3N | 1 | 0 | 1 | 0 |
| 17 | DRV2N and DRV4N | 0 | 1 | 1 | 0 |
| 18 | DRV2N and DRV5N | 1 | 1 | 1 | 0 |
| 19 | DRV3N and DRV4N | 0 | 1 | 1 | 1 |
| 20 | DRV3N and DRV5N | 1 | 1 | 1 | 1 |

Table 2 Definition of command codes

| key | drive-to-sense | command code generated |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| pressed | connection made | F | EE | D | C | B | A |
| 0 | DRVON to SENON | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | DRV1N to SENON | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | DRV2N to SENON | 0 | 0 | 0 | 0 | 1 | 0 |
| 3 | DRV3N to SENON | 0 | 0 | 0 | 0 | 1 | 1 |
| 4 | DRV4N to SENON | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 | DRV5N to SENON | 0 | 0 | 0 | 1 | 0 | 1 |
| 6 | DRV6N to SENON | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | DRV7N to SENON | 0 | 0 | 0 | 1 | 1 | 1 |
| 8 | DRVON to SEN1N | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | DRV1N to SEN1N | 0 | 0 | 1 | 0 | 0 | 1 |
| 10 | DRV2N to SEN1N | 0 | 0 | 1 | 0 | 1 | 0 |
| 11 | DRV3N to SEN1N | 0 | 0 | 1 | 0 | 1 | 1 |
| 12 | DRV4N to SEN1N | 0 | 0 | 1 | 1 | 0 | 0 |
| 13 | DRV5N to SEN1N | 0 | 0 | 1 | 1 | 0 | 1 |
| 14 | DRV6N to SEN1N | 0 | 0 | 1 | 1 | 1 | 0 |
| 15 | DRV7N to SEN1N | 0 | 0 | 1 | 1 | 1 | 1 |
| 16 | DRVON to SEN2N | 0 | 1 | 0 | 0 | 0 | 0 |
| 17 | DRV1N to SEN2N | 0 | 1 | 0 | 0 | 0 | 1 |
| 18 | DRV2N to SEN2N | 0 | 1 | 0 | 0 | 1 | 0 |
| 19 | DRV3N to SEN2N | 0 | 1 | 0 | 0 | 1 | 1 |
| 20 | DRV4N to SEN2N | 0 | 1 | 0 | 1 | 0 | 0 |

Table 2 Definition of command codes (continued)

| key pressed | drive-to-sense connection made | command code generated |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | F | E | D | C | B | A |
| 21 | DRV5N to SEN2N | 0 | 1 | 0 | 1 | 0 | 1 |
| 22 | DRV6N to SEN2N | 0 | 1 | 0 | 1 | 1 | 0 |
| 23 | DRV7N to SEN2N | 0 | 1 | 0 | 1 | 1 | 1 |
| 24 | DRVON to SEN3N | 0 | 1 | 1 | 0 | 0 | 0 |
| 25 | DRV1N to SEN3N | 0 | 1 | 1 | 0 | 0 | 1 |
| 26 | DRV2N to SEN3N | 0 | 1 | 1 | 0 | 1 | 0 |
| 27 | DRV3N to SEN3N | 0 | 1 | 1 | 0 | 1 | 1 |
| 28 | DRV4N to SEN3N | 0 | 1 | 1 | 1 | 0 | 0 |
| 29 | DRV5N to SEN3N | 0 | 1 | 1 | 1 | 0 | 1 |
| 30 | DRV6N to SEN3N | 0 | 1 | 1 | 1 | 1 | 0 |
| 31 | DRV7N to SEN3N | 0 | 1 | 1 | 1 | 1 | 1 |
| 32 | DRVON to SEN4N | 1 | 0 | 0 | 0 | 0 | 0 |
| 33 | DRV1N to SEN4N | 1 | 0 | 0 | 0 | 0 | 1 |
| 34 | DRV2N to SEN4N | 1 | 0 | 0 | 0 | 1 | 0 |
| 35 | DRV3N to SEN4N | 1 | 0 | 0 | 0 | 1 | 1 |
| 36 | DRV4N to SEN4N | 1 | 0 | 0 | 1 | 0 | 0 |
| 37 | DRV5N to SEN4N | 1 | 0 | 0 | 1 | 0 | 1 |
| 38 | DRV6N to SEN4N | 1 | 0 | 0 | 1 | 1 | 0 |
| 39 | DRV7N to SEN4N | 1 | 0 | 0 | 1 | 1 | 1 |
| 40 | DRVON to SEN5N | 1 | 0 | 1 | 0 | 0 | 0 |
| 41 | DRV1N to SEN5N | 1 | 0 | 1 | 0 | 0 | 1 |
| 42 | DRV2N to SEN5N | 1 | 0 | 1 | 0 | 1 | 0 |
| 43 | DRV3N to SEN5N | 1 | 0 | 1 | 0 |  | 1 |
| 44 | DRV4N to SEN5N | 1 | 0 | 1 | 1 | 0 | 0 |
| 45 | DRV5N to SEN5N | 1 | 0 | 1 | 1 | 0 | 1 |
| 46 | DRV6N to SEN5N | 1 | 0 | 1 | 1 | 1 | 0 |
| 47 | DRV7N to SEN5N | 1 | 0 | 1 | 1 | 1 | 1 |
| 48 | DRVON to SEN6N | 1 | 1 | 0 | 0 | 0 | 0 |
| 49 | DRV1N to SEN6N | 1 | 1 | 0 | 0 | 0 | 1 |
| 50 | DRV2N to SEN6N | 1 | 1 | 0 | 0 | 1 | 0 |
| 51 | DRV3N to SEN6N | 1 | 1 | 0 | 0 | 1 | 1 |
| 52 | DRV4N to SEN6N | 1 | 1 | 0 | 1 | 0 | 0 |
| 53 | DRV5N to SEN6N | 1 | 1 | 0 | 1 | 0 | 1 |
| 54 | DRV6N to SEN6N | 1 | 1 | 0 | 1 | 1 | 0 |
| 55 | DRV7N to SEN6N | 1 | 1 | 0 | 1 | 1 | 1 |
| 56 | DRVON to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 0 | 0 |
| 57 | DRV1N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 0 | 1 |
| 58 | DRV2N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 1 | 0 |
| 59 | DRV3N to SEN5N and SEN6N | 1 | 1 | 1 | 0 | 1 | 1 |
| 60 | DRV4N to SEN5N and SEN6N |  | 1 | 1 | 1 | 0 | 0 |
| 61 | DRV5N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 0 | 1 |
| 62 | DRV6N to SEN5N and SEN6N | 1 | 1 | 1 | 1 |  | 0 |
| 63 | DRV7N to SEN5N and SEN6N | 1 | 1 | 1 | 1 | 1 | 1 |

Table 3 Pulse timing

|  | parameter | symbol | duration | $\begin{aligned} & \text { duration at } \mathrm{f}_{\mathrm{Osc}}=455 \mathrm{kHz} \text {; } \\ & \mathrm{t}_{\mathrm{osc}}=2.2 \mu \mathrm{~s} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Modulation period <br> Modulation LOW time <br> Modulation HIGH time <br> Modulation pulse width <br> Basic unit of pulse spacing <br> Word length for subsystem addresses <br> 0 to 7 <br> 8 to 20 | ${ }^{\mathrm{t}} \mathrm{M}$ <br> ${ }^{\mathrm{t}} \mathrm{ML}$ <br> ${ }^{\text {tMH }}$ <br> tPW <br> $t_{0}$ <br> tw <br> tw | $12 t_{\text {osc }}$ <br> $8 \mathrm{t}_{\mathrm{osc}}$ <br> $4 t_{\text {osc }}$ <br> $5 \mathrm{t} M+\mathrm{t} M \mathrm{H}$ <br> $1152 \mathrm{t}_{\text {osc }}$ <br> $55296 t_{\text {osc }}$ <br> $59904 t_{\text {osc }}$ | $\begin{array}{r} \hline 26.4 \mu \mathrm{~s} \\ 17.6 \mu \mathrm{~s} \\ 8.8 \mu \mathrm{~s} \\ 140.8 \mu \mathrm{~s} \\ 2.53 \mathrm{~ms} \\ \\ \\ 121.44 \mathrm{~ms} \\ 132.56 \mathrm{~ms} \end{array}$ |
|  | Pulse separation for logic 0 logic 1 reference time toggle bit <br> Start pattern | $\begin{aligned} & t_{b} \\ & t_{b} \\ & t_{b} \\ & t_{b} \end{aligned}$ | $\begin{aligned} & 2 t_{o} \\ & 3 t_{o} \\ & 3 t_{o} \\ & 2 t_{o} \\ & 3 t_{o} \\ & 2 \times 1.5 t_{o} \end{aligned}$ | $\begin{aligned} & 5.06 \mathrm{~ms} \\ & 7.59 \mathrm{~ms} \\ & 7.59 \mathrm{~ms} \\ & 5.06 \mathrm{~ms} \\ & 7.59 \mathrm{~ms} \\ & 2 \times 3.79 \mathrm{~ms} \end{aligned}$ |

## OPERATION

## Keyboard

In the standby mode all drivers DRVON-DRV6N are ON but are non-conducting due to their open drain configuration. When a key is pressed, a completed drain connection pulls down one or more of the sense lines to ground. Referring to Fig.5, the power-up sequence for the IC commences as a key is pressed. The oscillator becomes active and then, following the debounce time ( $t_{\mathrm{DB}}$ ), the output drivers become active successively.
Within the first scan cycle the transmission mode, subsystem address and the selected command code are sensed and loaded into an internal data latch. In a multiple keystroke sequence (Fig.6) the command code is always altered according to the sensed key.

## Multiple keystroke protection

The keyborad is protected against multiple keystrokes. If more than one key is pressed the circuit will not generate a new REMO sequence (Fig.6).
In a multiple keystroke sequence the scan repetition rate is increased to detect the release of the key as soon as possible.
There are two restrictions caused by the special structure of the keyboard matrix:

- The keys switching directly to ground (codes $7,15,23,31,39,47,55,63$ ) are not completely covered by multiple keystroke protection. If one sense input is switched to ground, other keys on that sense line are ignored.
- The sense lines SEN5N and SEN6N are not protected against multiple keystrokes on the same driver line because this has been used to define codes 56 to 63.


## OPERATION (continued)

## Output sequence

The output operation starts when the code of the selected key has been loaded into the internal command register. A burst of pulses, including the latched address and command codes, is generated at the output REMO for as long as the key is pressed. The format of the output pulse train is as shown in Figs 3 and 4. The operation is terminated by releasing the key, or by pressing more than one key at the same time. Once a sequence has been started, the transmitted words will always be completed after the key has been released.
The toggle bit T0 is incremented if the key is released for a minimum time treL (Fig.5). In a multiple keystroke sequence the toggle bit remains unchanged.

Fig. 5 Single keystroke sequence; $t D B=$ debounce time $=4 T_{0}$ to $9 T_{O} ; t S T=$ start time $=5 T_{0}$ to $10 T_{0}$;
tREL $=$ minimum release time $=T_{0} ; t W=$ word length.

Fig. 6 Scan rate multiple keystroke sequence: $\mathrm{t}_{\mathrm{SM}}=$ scan rate (multiple keystroke) $=6 \mathrm{~T}_{\mathrm{o}}$ to ${ }^{10} \mathrm{~T}_{\mathrm{o}}$;


$\underset{\underset{x}{\circ} \quad \stackrel{B}{0}}{\substack{0 \\ 0}}$

RATINGS
Limiting values in accordance with the Absolute Maximum Rating System（IEC 134）

| parameter | conditions | symbol | min． | max． | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{\text {DD }}$ | －0．3 | ＋7 | V |
| Input voltage range |  | $V_{1}$ | －0．3 | $V_{D D}+0.3$ | V |
| Output voltage range |  | $\mathrm{V}_{0}$ | －0．3 | $V_{D D}+0.3$ | V |
| Total power dissipation DIL package（SOT146） |  | $P_{\text {tot }}$ | － | 300 | mW |
| mini－pack（SO20；SOT 163A） |  | $\mathrm{P}_{\text {tot }}$ | － | 200 | mW |
| Power dissipation matrix outputs DRVON to DRV6N |  | Po | － | 50 | mW |
| remote data output REMO |  | Po | － | 200 | mW |
| Operating ambient temperature range |  | Tamb | －20 | ＋70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | －20 | ＋ 125 | ${ }^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling．However，to be totally safe，it is desirable to take normal precautions appropriate to handling MOS devices（see＇Handling MOS Devices＇）．

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$ ；unless otherwise specified

| parameter | conditions | symbol | min． | typ． | max． | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | VDD | 2.0 | － | 6.5 | $\checkmark$ |
| Supply current active | $\mathrm{f}_{\text {OsC }}=455 \mathrm{kHz}$ ； |  |  |  |  |  |
|  | $\mathrm{V}_{\text {DD }}=3 \mathrm{~V}$ | IDD | － | 0.25 | － | mA |
|  | $V_{D D}=4.5 \mathrm{~V}$ | IDD | － | 0.5 | － | mA |
|  | $\mathrm{V}_{\text {DD }}=6 \mathrm{~V}$ | IDD | － | 1 | － | mA |
| Standby mode | $\begin{aligned} & T_{a m b}=25{ }^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} \end{aligned}$ | IDD | － | － | 4 | $\mu \mathrm{A}$ |
| Oscillator frequency （ceramic resonator） | $V_{D D}=2$ to 6.5 V | $\mathrm{f}_{\text {osc }}$ | 350 | － | 500 | kHz |
| Inputs SENON to SEN6N |  |  |  |  |  |  |
| Input voltage LOW | $V_{\text {DD }}=2$ to 6.5 V | $V_{\text {IL }}$ | － | － | 0．3 V ${ }_{\text {DD }}$ | V |
| Input voltage HIGH | $V_{D D}=2$ to 6.5 V | $\mathrm{V}_{\text {IH }}$ | 0．7 VDD | － | － | V |
| Input current （p－channel pull－up） | $V_{\text {IL }}=0 \mathrm{~V}$ |  |  |  |  |  |
|  | $V_{D D}=2 \mathrm{~V}$ | 1 | －10 | － | －100 | $\mu \mathrm{A}$ |
|  | $V_{D D}=6.5 \mathrm{~V}$ | 1 | －100 | － | －600 | $\mu \mathrm{A}$ |

CHARACTERISTICS (continued)



Fig. 7 REMO output stage.

## INFRARED REMOTE CONTROL DECODERS

## GENERAL DESCRIPTION

The main function of the SAA3009 and SAA3049 ICs is to check and convert the received coded data (RECS80/RC5) into latched binary outputs. The device address can be hard-wired for a particular address allowing several devices in one location. Alternatively, received data with any address can be accepted, the received data and address are then outputs.

## Features

- Decodes 64 remote control commands with a maximum of 32 subaddresses
- Accepts RECS80 codes with pulse position modulation (SAA3004, SAA3007, SAA3008) or RC5 codes with biphase transmission (SAA3006, SAA3010)
- Available at SAA3009 with 8 high current ( 10 mA ) open-drain outputs and internal pull-ups for direct LED drive via resistors or as SAA3049 for low supply current applications
- Adding circuitry for binary decoding allows a maximum of 2048 commands to be used, for example 1-of-16 decoder (HEF4515)


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  |  |  |  |  |  |
| SAA3009 | note 1 | $\mathrm{V}_{\text {CC }}$ | 4.5 | 5.0 | 5.5 | V |
| SAA3049 | note 2 | $\mathrm{V}_{\mathrm{CC}}$ | 2.5 | - | 5.5 | V |
| Supply current |  |  |  |  |  |  |
| SAA3009 | note 1 | ${ }^{\text {I CC }}$ | - | - | 70 | mA |
| SAA3049 | note 2 | ${ }^{\text {c }} \mathrm{C}$ | - | 1.0 | 2.0 | mA |
| Oscillator frequency |  | $\mathrm{f}_{\text {osc }}$ | - | 4 | - | MHz |
| Output sink current LOW (pins 1 to 8) |  |  |  |  |  |  |
| SAA3009 | note 3 | ${ }^{1} \mathrm{OL}$ | - | - | 10 | mA |
| SAA3049 | note 4 | ${ }^{\text {IOL }}$ | 1.6 | 3.0 | - | mA |

## Notes to the QUICK REFERENCE DATA

1. $\mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$.
2. $\mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$.
3. Open-drain with 20 to $50 \mathrm{k} \Omega$ internal pull-up resistor.
4. Open-drain without internal pull-up resistor at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$.

## PACKAGE OUTLINES

SAA3009P; SAA3049P: 20 lead DIL; plastic (SOT146).
SAA3049T: 20 lead mini-pack; plastic (SO20; SOT163A).


Fig. 1 System diagram.
TRANSMITTERS (see individual data sheets for full specifications)
SAA3004 $V_{\text {Batt }}=4$ to 11 V (max.); $7 \times 64=448$ commands (RECS80 code)
SAA3007 $V_{\text {Batt }}=2$ to 6.5 V (max.); $20 \times 64=1280$ commands (RECS80 code)
SAA3008 $V_{\text {Batt }}=2$ to 6.5 V (max.); $20 \times 64=1280$ commands (RECS80 code)
SAA3006 $V_{\text {Batt }}=2$ to 7.0 V (max.); $32 \times 64=2048$ commands (RC5 code)
SAA3010 $V_{\text {Batt }}=2$ to 7.0 V (max.); $32 \times 64=2048$ commands (RC5 code)

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  |  |  |  |
| SAA3009 | $\mathrm{V}_{\text {CC }}$ | -0.5 | 7.0 | V |
| SAA3049 | $\mathrm{V}_{\mathrm{CC}}$ | -0.8 | 8.0 | V |
| Input voltage (any pin) |  |  |  |  |
| SAA3009 | $V_{1}$ | -0.5 | 7.0 | V |
| SAA3049 | $v_{1}$ | -0.8 | $\mathrm{V}_{\mathrm{CC}}+0.8$ | v |
| DC input/output current |  |  |  |  |
| SAA3009 (pins 1 to 8) | $\pm 1_{1} \pm 1_{0}$ | - | 20 | mA |
| SAA3009 (all other pins) | $\pm 1_{1}, \pm 1_{0}$ | - | 10 | mA |
| SAA3049 (any pin) | $\pm 1_{1}, \pm 1_{0}$ | - | 10 | mA |
| Total power dissipation |  |  |  |  |
| SAA3009 | $\mathrm{P}_{\text {tot }}$ | - | 1 | w |
| SAA3049 | $P_{\text {tot }}$ | - | 0.5 | W |
| Operating ambient temperature range SAA3009 |  |  |  |  |
| SAA3009 | ${ }_{\text {T }}^{\text {amb }}$ | 0 | +70 +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  |  |  |  |
| SAA3009 | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |
| SAA3049 | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |

## CHARACTERISTICS

All voltages measured with respect to ground ( $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ ).
SAA3009: $\mathrm{V}_{\mathrm{CC}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=0$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified
SAA3049: $\mathrm{V}_{\mathrm{CC}}=2.5$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to +85 unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  |  |  |  |  |  |
| SAA3009 |  | $V_{\text {CC }}$ | 4.5 | 5.0 | 5.5 | V |
| SAA3049 |  | $V_{\text {CC }}$ | 2.5 | - | 5.5 | V |
| Supply current |  |  |  |  |  |  |
| SAA3009 |  | ${ }^{\text {ICC }}$ | - | - | 70 | mA |
| SAA3049 |  | ${ }^{\text {ICC }}$ | - | 0.8 | 2.0 | mA |
| Input signals (pin 9) |  |  |  |  |  |  |
| Input voltage HIGH SAA3009 |  | $\mathrm{V}_{\text {IH }}$ | 2.0 | - | $V_{C C}+0.5$ | V |
| SAA3049 |  | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input voltage LOW | active |  |  |  |  |  |
| SAA3009 |  | $\mathrm{V}_{\text {IL }}$ | 0.5 0 | - | 0.8 0.3 V CC | v |
| SAA3049 |  | $V_{\text {IL }}$ |  | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Mode selection (pin 11) |  |  |  |  |  |  |
| $\begin{aligned} & \text { Input voltage HIGH } \\ & \text { SAA3009 } \end{aligned}$ | note 1 | $\mathrm{V}_{\text {IH }}$ | 2.0 | - | $\mathrm{V}_{\mathrm{Cc}}+0.5$ | V |
| SAA3049 |  | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Input voltage LOW | note 2 |  |  |  |  |  |
| SAA3009 |  | $V_{\text {IL }}$ | -0.5 | - | 0.8 | V |
| SAA3049 |  | $V_{I L}$ | 0 | - | 0.3 V CC | V |
| Command received indicator and mode control (pin 19) | note 3 |  |  |  |  |  |
| Input voltage HIGH |  |  |  |  |  |  |
| SAA3009 |  | $\mathrm{V}_{\text {IH }}$ | 3.0 | - | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| SAA3049 |  | $\mathrm{V}_{\text {IH }}$ | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $V_{\text {CC }}$ | V |
| Input voltage LOW |  |  |  |  |  |  |
| SAA3009 |  | $V_{\text {IL }}$ | -0.5 | - | 1.5 | V |
| SAA3049 |  | $V_{\text {IL }}$ | 0 | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| Crystal oscillator |  |  |  |  |  |  |
| Oscillator frequency | note 4 | $\mathrm{f}_{\text {osc }}$ | - | 4 | - | MHz |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAA3009 OUTPUTS |  |  |  |  |  |  |
| 10 mA open-drain with internal pull-up resistor (pins 1 to 8) |  |  |  |  |  |  |
| Output voltage HIGH | ${ }^{\mathrm{O}} \mathrm{OH}=-50 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ | $\mathrm{V}_{\text {OL }}$ | - | - | 1.0 | V |
| Output sink current LOW |  | ${ }^{\text {IOL}}$ | - | - | 10 | mA |
| 5 mA open-drain without internal pull-up resistor (pins 18 and 19) |  |  |  |  |  |  |
| Output voltage HIGH |  | $\mathrm{V}_{\mathrm{OH}}$ | - | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.45 | $\checkmark$ |
| Output sink current LOW |  | ${ }^{\text {IOL }}$ | - | - | 5 | mA |
| 1.6 mA open-drain with internal pull-up resistor (pins 15, 16 and 17) |  |  |  |  |  |  |
| Output voltage HIGH |  | $\mathrm{V}_{\mathrm{OH}}$ | - | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.45 | $\checkmark$ |
| Output sink current LOW |  | ${ }^{\text {IOL }}$ | - | - | 1.6 | mA |
| SAA3049 OUTPUTS |  |  |  |  |  |  |
| Open-drain without internal pull-up resistor | note 5 |  |  |  |  |  |
| Output sink current LOW | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; \\ & \mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V} \end{aligned}$ | ${ }^{\text {IOL}}$ | 1.6 | 3.0 | - | mA |

## Notes to the characteristics

1. RECS80 decoder for transmitters SAA3004, SAA3007 or SAA3008; SAA3009 has an internal pull-up resistor.
2. RC5 decoder for transmitters SAA3006 ot SAA3010.
3. With pin $19=$ HIGH, then pins $7,8,15,16$ and 17 are address inputs.

With pin $19=$ LOW, then pins $7,8,15,16$ and 17 are 4 or 5 address received outputs.
In Figs 4, 5 and 6 this HIGH/LOW switching is dependent on whether the transistor on pin 19 is fed via a series resistor or not. In both applications pin 19, which toggles several times (see Fig.3) while a valid command is acknowledged, can be used to activate (flash) an LED indicator.
4. A quartz crystal with a frequency of 4 MHz is recommended for the standard transmitter application.
4. Application as output requires connection of an external pull-up resistor.

CHARACTERISTICS (continued)
Reset (pin 14)
The simple circuit is shown in Figs 4, 5 and 6. The alternative reset circuit shown in Fig. 2 protects against short term power supply transients by generating a reset.


Fig. 2 Proposed improved reset circuit.

## Infrared signal input (pin 9)

This pin is sensitive to a negative-going edge.
Command received indicator (pin 19)


Fig. 3 Output diagram of command acknowledge.


APPLICATION INFORMATION
APPLICATION INFORMATION (continued)


## INFRARED REMOTE CONTROL TRANSMITTER RC-5

## GENERAL DESCRIPTION

The SAA3010 is intended as a general purpose (RC-5) infrared remote control system for use where a low voltage supply and a large debounce time are expected. The device can generate 2048 different commands and utilizes a keyboard with a single pole switch for each key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands. The keyboard interconnection is illustrated by Fig. 3.
The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified in the section "KEYBOARD OPERATION".

## Features

- Low voltage requirement
- Biphase transmission technique
- Single pin oscillator
- Test mode facility


## QUICK REFERENCE DATA

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | 2 | - | 7 | V |
| Input voltage range* | $\mathrm{V}_{\mathrm{I}}$ | -0.5 | - | $\mathrm{V}_{\mathrm{DD}^{+0.5}}$ | V |
| Input current | $\mathrm{I}_{\mathrm{I}}$ | - | - | $\pm 10$ | mA |
| Output voltage range* | $\mathrm{V}_{\mathrm{O}}$ | -0.5 | - | $\mathrm{V}_{\mathrm{DD}^{+0.5}}$ | V |
| Output current | $\mathrm{I}_{\mathrm{O}}$ | - | - | $\pm 10$ | mA |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -25 | - | 85 | $\mathrm{o}_{\mathrm{C}}$ |

* $V_{D D}+0.5 \mathrm{~V}$ must not exceed 9 V .

The use of this device must conform with the Philips Standard number URT-0421.

## PACKAGE OUTLINES

28-lead DIL plastic; (SOT117).
28-lead mini-pack; plastic (SO28; SOT136A).


Fig. 1 Block diagram.

## PINNING

| pin | mnemonic | function |
| :---: | :---: | :---: |
| 1 | X7 (IPU) | sense input from key matrix |
| 2 | SSM (I) | system mode selection input |
| 3-6 | Z0-Z3 (IPU) | sense inputs from key matrix |
| 7 | MDATA (OP3) | generated output data modulated with $1 / 12$ the oscillator frequency at a 25\% duty factor |
| 8 | DATA (OP3) | generated output information |
| 9-13 | DR7-DR3 (ODN) | scan drivers |
| 14 | $\mathrm{V}_{\text {SS }}$ | ground (0 V) |
| 15-17 | DR2-DR0 (ODN) | scan drivers |
| 18 | OSC (I) | oscillator input |
| 19 | TP2 (1) | test point 2 |
| 20 | TP1 (1) | test point 1 |
| 21-27 | X0-X6 (IPU) | sense inputs from key matrix |
| 28 | $\mathrm{V}_{\text {DD }}{ }^{(1)}$ | voltage supply |
| $\begin{aligned} & \text { (I) }=\text { input } \\ & \text { (IPU) }=\text { input with p-channel pull-up transistor } \\ & \text { (ODN) }=\text { output with open drain n-channel transistor } \\ & \text { (OP3) }=\text { output } 3 \text {-state } \end{aligned}$ |  |  |
|  |  |  |
|  |  |  |
|  |  |  |



Fig. 2 Pinning diagram.


Fig. 3 Keyboard interconnection.

## FUNCTIONAL DESCRIPTION

## Keyboard operation

Every connection of one X-input and one DR-output will be recognized as a legal key operation and will cause the device to generate the corresponding code. The same applies to every connection of one Z-input to one DR-output with the proviso that SSM must be LOW. When SSM is HIGH a wired connection must exist between a Z-input and a DR-output. If no connection is present the system number will not be generated. Activating two or more $X$-inputs, $Z$-inputs or $Z$-inputs and $X$-inputs at the same time is an illegal action and inhibits further activity (oscillator will not start).

When one X - or Z-input is connected to more than one DR-output, the last scan signal will be considered as legal.
The maximum value of the contact series resistance of the switched keyboard is $7 \mathrm{k} \Omega$.

## Inputs

In the quiescent state the command inputs XO to $\mathrm{X7}$ are held HIGH by an internal pull-up transistor. When the system mode selection (SSM) input is LOW and the system is quiescent, the system inputs ZO to Z 3 are also held HIGH by an internal pull-up transistor. When SSM is HIGH the pull-up transistor for the Z-inputs is switched off, in order to prevent current flow, and a wired connection in the Z-DR matrix provides the system number.

## Outputs

The output signal DATA transmits the generated information in accordance with the format illustrated by Fig. 4 and Tables 1 and 2. The code is transmitted using a biphase technique as illustrated by Fig.5. The code consists of four parts:

- Start part -1.5 bits ( $2 \times \operatorname{logic} 1$ )
- Control part - 1 bit
- System part - 5 bits
- Command part - 6 bits

The output signal MDATA transmits the generated information modulated by $1 / 12$ of the oscillator frequency with a $50 \%$ duty factor.
In the quiescent state both DATA and MDATA are non-conducting (3-state outputs).
The scan driver outputs DR0 to DR7 are open drain n-channel transistors and conduct when the circuit is quiescent. After a legal key operation the scanning cycle is started and the outputs switched to the conductive state one by one. The DR-outputs were switched off at the end of the preceding debounce cycle.


Where: debounce time + scan time $=18$ bit-times repetition time $=4 \times 16$ bit-times

Fig. 4 Data output format.


Where: 1 bit-time $=3.2^{8} \times$ T OSC $=1.778 \mathrm{~ms}$ (typ.)
Fig. 5 Biphase transmission technique.

Table 1 Command matrix (X-DR)

| code | X-lines | DR-lines | command bits |
| :---: | :---: | :---: | :---: |
| no. | 01234567 | 01234567 | 543210 |
| 0 | $\bullet$ | - | 000000 |
| 1 | - | - | 000001 |
| 2 | - | - | 000010 |
| 3 | - | - | 000011 |
| 4 | - | - | 000100 |
| 5 | - | - | 000101 |
| 6 | - | - | 000110 |
| 7 | - | - | 000001111 |
| 8 | - | - | 001000 |
| 9 | - | - | 0001001 |
| 10 | - | - | 001010 |
| 11 | - | - | $\begin{array}{llllll}0 & 0 & 1 & 0 & 1 & 1\end{array}$ |
| 12 | - | - | 0001100 |
| 13 | - | - | 00011001 |
| 14 | - | - | 000 |
| 15 | - | - | 000111111 |
| 16 | - | - | 010000 |
| 17 | - | - | 0100001 |
| 18 | - | - | 0100010 |
| 19 | - | - | 01000101 |
| 20 | - | - | 0100100 |
| 21 | - | - | $\begin{array}{llllll}0 & 1 & 0 & 1 & 0 & 1\end{array}$ |
| 22 | - | - | $0 \begin{array}{llllll}0 & 1 & 0 & 1 & 1 & 0\end{array}$ |
| 23 | - | - | $\begin{array}{lllllll}0 & 1 & 0 & 1 & 1 & 1\end{array}$ |
| 24 | - | - | 0111000 |
| 25 | - | - | 01010001 |
| 26 | - | - | 01010010 |
| 27 | - | - | $\begin{array}{lllllll}0 & 1 & 1 & 0 & 1 & 1\end{array}$ |
| 28 | - | - | $0 \begin{array}{llllll}0 & 1 & 1 & 1 & 0 & 0\end{array}$ |
| 29 | - | - | $\begin{array}{llllll}0 & 1 & 1 & 1 & 0 & 1\end{array}$ |
| 30 | - | - | $\begin{array}{lllllll}0 & 1 & 1 & 1 & 1 & 0\end{array}$ |
| 31 | - | - | 011111 |

FUNCTIONAL DESCRIPTION (continued)
Table 1 Command matrix (X-DR) (continued)

| code | X-lines | DR-lines | command bits |
| :---: | :---: | :---: | :---: |
| no. | 01234567 | 01234567 | 543210 |
| 32 | $\bullet$ | $\bullet$ | 100000 |
| 33 | - | $\bullet$ | 100001 |
| 34 | $\bullet$ | - | 100010 |
| 35 | - | $\bullet$ | 100011 |
| 36 | $\bullet$ | - | 100100 |
| 37 | $\bullet$ | - | 100101 |
| 38 | $\bullet$ | - | 100110 |
| 39 | $\bullet$ | - | 100111 |
| 40 | $\bullet$ | $\bullet$ | 101000 |
| 41 | $\bullet$ | - | 101001 |
| 42 | $\bullet$ | $\bullet$ | 101010 |
| 43 | - | $\bullet$ | 101011 |
| 44 | - | - | 101100 |
| 45 | $\bullet$ | - | 101101 |
| 46 | - | - | 101110 |
| 47 | $\bullet$ | - | 101111 |
| 48 | - | - | 110000 |
| 49 | $\bullet$ | $\bullet$ | 110001 |
| 50 | $\bullet$ | - | 110010 |
| 51 | - | $\bullet$ | 110011 |
| 52 | - | $\bullet$ | 110100 |
| 53 | $\bullet$ | - | 110101 |
| 54 | - | - | 110110 |
| 55 | - | $\bullet \bullet$ | 110111 |
| 56 | $\bullet$ | - | 111000 |
| 57 | - | - | $\begin{array}{lllllll}1 & 1 & 1 & 0 & 0 & 1 \\ 1 & 1 & 1 & 0 & 1\end{array}$ |
| 58 | - | $\bullet$ | 111010 |
| 59 | $\bullet$ | - | 1110011 |
| 60 | - | $\bullet$ | $1 \begin{array}{llllll}1 & 1 & 1 & 1 & 0 & 0\end{array}$ |
| 61 | $\bullet$ | - | 1111101 |
| 62 | - | - | 1111110 |
| 63 | $\bullet$ | - | 111111 |

Table 2 System matrix (Z-DR)

| syst. no. | $\begin{aligned} & \text { Z-lines } \\ & 012345667 \end{aligned}$ | DR-lines <br> 01234567 | system bits $43210$ |
| :---: | :---: | :---: | :---: |
| 0 | $\bullet$ | $\bullet$ | 00000 |
| 1 | - | $\bullet$ | 00001 |
| 2 | $\bullet$ | $\bullet$ | 00010 |
| 3 | - | $\bullet$ | 000011 |
| 4 | - | - | 00100 |
| 5 | - | - | 00101 |
| 6 | - | $\bullet$ | 00110 |
| 7 | - | - | 000111 |
| 8 | - | $\bullet$ | 01000 |
| 9 | - | - | 01001 |
| 10 | $\bullet$ | - | 01010 |
| 11 | $\bullet$ | - | 010011 |
| 12 | $\bullet$ | - | 01100 |
| 13 | $\bullet$ | - | 01101 |
| 14 | $\bullet$ | - | 01110 |
| 15 | $\bullet$ | - | $\begin{array}{llllll}0 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & \end{array}$ |
| 16 | - | - | 10000 |
| 17 | - | - | 10001 |
| 18 | $\bullet$ | - | 10010 |
| 19 | $\bullet$ | - | 10011 |
| 20 | $\bullet$ | - | 10100 |
| 21 | $\bullet$ | - | 10101 |
| 22 | $\bullet$ | - | 10110 |
| 23 | $\bullet$ | - | 10111 |
| 24 | - | $\bullet$ | 11000 |
| 25 | $\bullet$ | - | 11001 |
| 26 | - | - | 11010 |
| 27 | $\bullet$ | - | 11011 |
| 28 | $\bullet$ | - | 11100 |
| 29 | $\bullet$ | - | 11101 |
| 30 | $\bullet$ | - | 11110 |
| 31 | - | - | 11111 |

## FUNCTIONAL DESCRIPTION (continued)

## Combined system mode (SSM is LOW)

The $X$ and $Z$ sense inputs have p-channel pull-up transistors, so that they are HIGH, until pulled LOW by connecting them to an output as the result of a key operation. Legal operation of a key in the X-DR or Z-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption, the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the device.

At the end of the debounce cycle the DR-outputs are switched off and two scan cycles are started, that switch on the DR-lines one by one. When a Z- or X-input senses a low level, a latch enable signal is fed to the system ( Z -input) or command ( X -input) latches.
After latching a system number the device will generate the last command (i.e. all command bits logic 1) in the chosen system for as long as the key is operated. Latching of a command number causes the chip to generate this command together with the system number memorized in the system latch. Releasing the key will reset the device if no data is to be transmitted at the time. Once transmission has started the code will complete to the end.

## Single system mode (SSM is HIGH)

In the single system mode, the X -inputs will be HIGH as in the combined system mode. The Z -inputs will be disabled by having their pull-up transistors switched off; a wired connection in the Z-DR matrix provides the system code. Only legal key operation in the X-DR matrix will start the debounce cycle, once key contact has been established for 18 bit-times without interruption the oscillator enable signal is latched and the key may be released. An interruption within the 18 bit-time period resets the internal action.

At the end of the debounce cycle the pull-up transistors in the X -lines are switched off and those in the Z -lines are switched on for the first scan cycle. The wired connection in the Z-matrix is then translated into a system number and memorized in the system latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again; the pull-up transistors in the X -lines are switched on. The second scan cycle produces the command number which, after being latched, is transmitted together with the system number.

## Key release detection

An extra control bit is added which will be complemented after key release; this indicates to the decoder that the next code is a new command. This is important in the case where more digits need to be entered (channel numbers of Teletext or Viewdata pages). The control bit will only be complemented after the completion of at least one code transmission. The scan cycles are repeated before every code transmission, so that even with "take over" of key operation during code transmission the right system and command numbers are generated.

## Reset action

The device will be reset immediately a key is released during:

- debounce time
- between two codes.

When a key is released during matrix scanning, a reset will occur if:

- a key is released while one of the driver outputs is in the low ohmic state (logic 0)
- a key is released before that key has been detected
- there is no wired connection in the Z-DR matrix when SSM is HIGH.


## Oscillator

The OSC is the input/output for a 1 -pin oscillator. The oscillator is formed by a ceramic resonator, TOKO CRK429, order code, 242254098069 or equivalent. A resistor of $6.8 \mathrm{k} \Omega$ must be placed in series with the resonator. The resistor and resonator are grounded at one side.

## Test

Initialization of the circuit is performed when TP1, TP2 and OSC are HIGH. All internal nodes are defined except for the LATCH. The latch is defined when a scan cycle is started by pulling down an X - or Z -input while the oscillator is running.
If the debounce cycle has been completed, the scan cycle can be completed $3 \times 2^{3}$ faster, by setting TP1 HIGH.
If the scan cycle has been completed, the contents of the latch can be read $3 \times 2^{7}$ faster by setting TP2 HIGH.

## RATINGS

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage range | $\mathrm{V}_{\mathrm{DD}}$ | -0.5 | 8.5 | V |
| Input voltage range * | $\mathrm{V}_{\mathrm{I}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}^{+0.5}}$ | V |
| Output voltage range * | $\mathrm{V}_{\mathrm{O}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}^{+0.5}}$ | V |
| Input current | $\mathrm{I}_{\mathrm{I}}$ | - | $\pm 10$ | mA |
| Output current | $\mathrm{I}_{\mathrm{O}}$ | - | $\pm 10$ | mA |
| Maximum power dissipation |  |  |  |  |
| OSC output | $\mathrm{P}_{\mathrm{O}}$ | - | 50 | mW |
| other outputs | $\mathrm{P}_{\mathrm{O}}$ | - | 100 | mW |
| Total power dissipation | $\mathrm{P}_{\text {tot }}$ | - | 200 | mW |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

* $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ must not exceed 9.0 V .


## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling, however, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## DC CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=-25^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=2.0$ to 7.0 V unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $\mathrm{V}_{\text {DD }}$ | 2.0 | - | 7.0 | V |
| Quiescent supply current | note 1 $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ <br> ${ }^{1} \mathrm{O}=0 \mathrm{~mA}$ at all outputs. <br> X 0 to X 7 and $\mathrm{Z0}$ to Z 3 at <br> $V_{\text {DD }}$ <br> TP1, TP2, OSC at $V_{S S}$ <br> SSM at $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ | ${ }^{1} \mathrm{DD}$ | - | - | 10 | $\mu \mathrm{A}$ |
| INPUTS <br> Keyboard inputs $X$ and $Z$ with p-channel pull-up transistor |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Input current at each input | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} ; \\ & \text { TP1 }=\text { TP2 }=\mathrm{SSM}=\mathrm{LOW} \end{aligned}$ | $-11$ | 10 | - | 600 | $\mu \mathrm{A}$ |
| Input voltage HIGH | note 2 | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{\text {DD }}$ | $\checkmark$ |
| Input voltage LOW | note 2 | $V_{\text {IL }}$ | 0 | - | $0.3 V_{\text {DD }}$ | V |
| Input leakage current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{1}=7 \mathrm{~V} ; \\ & \mathrm{TP} 1=\mathrm{TP} 2=\mathrm{HIGH} \end{aligned}$ | ${ }^{\prime} \mathrm{LI}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Input leakage current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{1}=0 \mathrm{~V} ; \\ & \mathrm{TP} 1=\mathrm{TP} 2=\mathrm{HIGH} \end{aligned}$ | ${ }^{-1} \mathrm{LI}$ | - | - | 1 | $\mu \mathrm{A}$ |
| OSC |  |  |  |  |  |  |
| Input leakage current | $\begin{aligned} & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{1}=0 \mathrm{~V} ; \\ & \mathrm{TP} 1=\mathrm{TP} 2=\mathrm{HIGH} \end{aligned}$ | ${ }^{-1} \mathrm{LI}$ | - | - | 2 | $\mu \mathrm{A}$ |
| Input current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {DD }}$ | I OSC | 4.5 | - | 30 | $\mu \mathrm{A}$ |
| SSM, TP1, TP2 |  |  |  |  |  |  |
| Input voltage HIGH |  | $V_{\text {IH }}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{\text {DD }}$ | V |
| Input voltage LOW |  | $V_{\text {IL }}$ | 0 | - | $0.3 V_{\text {DD }}$ | V |
| Input leakage current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{1}=7.0 \mathrm{~V}$ | ILI | - | - | 1 | $\mu \mathrm{A}$ |
| Input leakage current | $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | ${ }^{-1} \mathrm{LI}$ | - | - | 1 | $\mu \mathrm{A}$ |

DC CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUTS |  |  |  |  |  |  |
| DATA, MDATA |  |  |  |  |  |  |
| Output voltage HIGH | $\mathrm{I}^{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {DD }}-0.3$ | - | - | V |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=0.6 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.3 | V |
| Output leakage current |  |  |  |  |  |  |
|  | $\mathrm{V}_{\mathrm{O}}=7.0 \mathrm{~V}$ | ${ }^{+1} \mathrm{LO}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=7.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | + ${ }_{\text {LO }}$ | - | - | 1 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | -lo | - | - | 20 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | - 1 LO | - | - | 2 | $\mu \mathrm{A}$ |
| DR0 to DR7 |  |  |  |  |  |  |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=0.3 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0.3 | V |
| Output leakage current | $\mathrm{V}_{\mathrm{O}}=7.0 \mathrm{~V}$ | ${ }^{+} \mathrm{LO}$ | - | - | 10 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{O}}=7.0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | ${ }^{+1} \mathrm{LO}$ | - | - | 1 | $\mu \mathrm{A}$ |

## Notes to the DC characteristics

1. Quiescent supply current measurement must be preceded by the initialization procedure described in the TEST section.
2. This DC test condition protects the $A C$ performance of the output. The DC current requirements in the actual application are lower.

## AC CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=-25$ to $+85^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD}}=2.0$ to 7.0 V unless otherwise stated

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Oscillator frequency | $\mathrm{C}_{\mathrm{L}}=160 \mathrm{pF} ;$ |  |  |  |  |  |
|  | Figs 6 and 7 |  |  |  |  |  |
| operational <br> free-running |  | foSC | - | - | 450 | kHz |



Fig. 6 Test set-up for maximum fosC measurement.


Fig. 7 Typical normalized frequency as a function of keyboard load capacitance.

## INFRARED REMOTE CONTROL TRANSCODER (RC-5)

## GENERAL DESCRIPTION

The SAA3028 is intended for use in general purpose (RC-5) remote control systems. The main function of this integrated circuit is to convert RC-5 biphase coded signals into equivalent binary values. Two input circuits are available: one for RC-5 coded signals only; the other is selectable to accept (1) RC-5 coded signals only, or (2) RC-5 (extended) coded signals only. The input used is that at which an active code is first detected. Coded signals not in RC-5/RC-5(ext) format are rejected. Data input and output is by serial transfer, the output interface being compatible for $I^{2} \mathrm{C}$ bus operation.

## Features

- Converts RC-5 or RC-5(ext) biphase coded signals into binary equivalents
- Two data inputs, one fixed (RC-5), one selectable (RC-5/RC-5(ext))
- Rejects all codes not in RC-5/RC-5(ext) format
- $1^{2} \mathrm{C}$ output interface capability
- Power-off facility
- Master/slave addressable for multi-transmitter/receiver applications in RC-5(ext) mode
- Power-on-reset for defined start-up

QUICK REFERENCE DATA

| Supply voltage range | $V_{D D}$ | 4,5 to | $5,5 \mathrm{~V}$ |
| :--- | :--- | :--- | :--- |
| Supply current (quiescent) at <br> $V_{D D}=5,5 \mathrm{~V} ; \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C}$ |  |  |  |
| Operating ambient temperature range | $\mathrm{I}_{\mathrm{DD}}$ | max. | $200 \mu \mathrm{~A}$ |

## PACKAGE OUTLINE

16-lead DIL; plastic (SOT 38Z).


Fig. 1 Block diagram.


Fig. 2 Pinning diagram.

PINNING

| 1 | DAV | data valid output with open drain N -channel transistor |
| :---: | :---: | :---: |
| 2 | MAO |  |
| 3 | MA1 | master address inputs |
| 4 | MA2 |  |
| 5 | RC5 | data 2 input select |
| 6 | OSCI | oscillator input |
| 7 | OSCO | oscillator output |
| 8 | $\mathrm{V}_{S S}$ | negative supply (ground) |
| 9 | SCL | serial clock line |
| 10 | SDA | serial data line |
| 11 | DATA 2 | data 2 input |
| 12 | DATA 1 | data 1 input |
| 13 | PO | power-off signal output with open drain N -channel transistor |
| 14 | ENB | enable input |
| 15 | SSB | set standby input |
| 16 | VDD | positive supply ( +5 V ) |

## FUNCTIONAL DESCRIPTION

## Input function

The two data inputs are accepted into the buffer as follows:

- DATA 1. Only biphase coded signals which conform to the RC-5 format are accepted at this input.
- DATA 2. This input performs according to the logic state of the select input RC5. When RC5 = HIGH, DATA 2 input will accept only RC-5 coded signals. When RC5 = LOW, DATA 2 input will accept only RC-5 (ext) coded signals.
The input detector selects the input, DATA 1 or DATA 2, in which a HIGH to LOW transition is first detected. The selected input is then accepted by the buffer for code conversion. All signals received that are not in the RC-5 or RC-5(ext) format are rejected.
Formats of RC-5 and RC-5(ext) biphase coded signals are shown in Figs 3 and 4 respectively; the codes commence from the left of the formats shown. The bit-times of the biphase codes are defined in Fig. 5.


Fig. 3 RC-5 code format: the first start bit is used only for detection and input gain-setting; stop time $=1,5$ bit-times (nominal).


Fig. 4 RC-5(extended) code format: the first start bit is used only for detection and input gain-setting; stop time $=1,5$ bit-times (nominal).


7282856

Fig. 5 Biphase code definition: RC-5 bit-time $=2^{7} \times$ TOSC $=1,778 \mathrm{~ms}$ (typical); RC-5(ext) bit-time $=2^{6} \times$ T OSC $=0,89 \mathrm{~ms}$ (typical), where $T_{O S C}=$ the oscillator period time.

FUNCTIONAL DESCRIPTION (continued)
More information is added to the input data held in the buffer in order to make it suitable for transmission via the $I^{2} \mathrm{C}$ interface. The information now held in the buffer is as follows:

| RC-5 buffer contents |  | RC-5(ext) buffer contents |  |
| :--- | :--- | :--- | :--- |
| - data valid indicator | 1 bit | - data valid indicator | 1 bit |
| - format indicator | 1 bit | - format indicator | 1 bit |
| - input indicator | 1 bit | - input indicator | 1 bit |
| - control | 1 bit | - master address | 3 bits |
| - address data | 5 bits | - control | 8 bits |
| - command data | 6 bits | - slave address | 8 bits |
|  |  | - data | 8 bits |

The information assembled in the buffer is subjected to the following controls before being made available at the $I^{2} \mathrm{C}$ interface:
ENB $=$ HIGH Enables the set standby input SSB.
SSB = LOW Causes power-off output PO to go HIGH.
PO = HIGH This occurs when the set standby input SSB = LOW and allows the existing values in the buffer to be overwritten by the new binary equivalent values. After ENB = LOW, SSB is don't care.
PO = LOW This occurs according to the type of code being processed, as follows:
RC-5. When the binary equivalent value is transferred to the buffer.
RC-5(ext). When the reset standby bit is active and the master address bits are equal in value to the MAO, MA1, MA2 inputs.
At power-on, PO is reset to LOW.
DAV $=$ HIGH $\quad$ This occurs when the buffer contents are valid. If the buffer is not empty, or an output transfer is taking place, then the new binary values are discarded.

## Output function

The data is assembled in the buffer in the format shown in Fig. 6 for RC-5 binary equivalent values, or in the format shown in Fig. 7 for RC-5(ext) binary equivalent values. The data is output serially, starting from the left of the formats shown in Figs 6 and 7.


Fig. 6 RC-5 binary equivalent value format.


Fig. 7 RC-5(ext) binary equivalent value format.

The output signal DAV, derived in the buffer from the data valid bit, is provided to facilitate use of the transcoder on an interrupt basis. This output is reset to LOW during power-on.
The $I^{2} \mathrm{C}$ interface allows transmission on a bidirectional, two-wire $\mathrm{I}^{2} \mathrm{C}$ bus. The interface is a slave transmitter with a built-in slave address, having a fixed 7 -bit binary value of 0100110 . Serial output of the slave address onto the $I^{2} \mathrm{C}$ bus starts from the left-hand bit.

## Oscillator

The oscillator can comprise a ceramic resonator circuit as shown in Fig. 8. The typical frequency of oscillation is 455 kHz .

(1) Catalogue number of ceramic resonator: 242254098008.

Fig. 8 Oscillator circuit.

## FUNCTIONAL DESCRIPTION (continued)

## $1^{2} \mathrm{C}$ bus transmission

Formats for $\mathrm{I}^{2} \mathrm{C}$ transmission in low and high speed modes are shown respectively in Figs 9 and 10.


Fig. 9 Format for transmission in $I^{2} \mathrm{C}$ low speed mode.


Fig. 10 Format for transmission in $1^{2} \mathrm{C}$ high speed mode.

Note to Figures 9 and 10
When $\mathrm{R} / \overline{\mathrm{W}}$ bit = 0 ; the slave generates a NACK (negative acknowledge), leaves the data line HIGH and waits for a stop $(P)$ condition.
When the receiver generates a NACK; the slave leaves the data line HIGH and waits for $P$ (the slave acting as if all data has been transmitted).
When all data has been transmitted, the data line remains HIGH and the slave waits for $P$.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage range with respect to $V_{S S}$
Input voltage range
Input current
Output voltage range
Output current
Power dissipation output OSCO
Power dissipation per output (all other outputs)
Total power dissipation per package
Operating ambient temperature range
Storage temperature range

| $V_{D D}$ | $-0,5$ to | +15 V |
| :--- | :--- | ---: |
| $\mathrm{~V}_{\mathrm{I}}$ | $-0,5$ to $\left(\mathrm{V}_{\mathrm{DD}}+0,5\right) \mathrm{V}^{*}$ |  |
| $\pm I_{I}$ | max. | 10 mA |
| $\mathrm{~V}_{\mathrm{O}}$ | $-0,5$ to $\left(\mathrm{V}_{\mathrm{DD}}+0,5\right) \mathrm{V}^{*}$ |  |
| $\pm \mathrm{I}_{\mathrm{O}}$ | max. | 10 mA |
| $\mathrm{P}_{\mathrm{O}}$ | max. | 50 mW |
| $\mathrm{P}_{\mathrm{O}}$ | max. | 100 mW |
| $\mathrm{P}_{\text {tot }}$ | max. | 200 mW |
| $\mathrm{~T}_{\text {amb }}$ | -25 to | $+85{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | -55 to | $+150^{\circ} \mathrm{C}$ |

## HANDLING

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").


Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $I^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$-system provided the system conforms to the $I^{2} \mathrm{C}$ specifications defined by Philips.

[^11]CHARACTERISTICS
$\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-25$ to $85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | - | $\mathrm{V}_{\text {DD }}$ | 4,5 | - | 5,5 | V |
| Supply current; quiescent at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 5,5 | IDD | - | - | 200 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |  |
| MA0, MA1, MA2, DATA 1, DATA 2, RC5, SCL, ENB, SSB, OSCI |  |  |  |  |  |  |
| Input voltage HIGH | 4,5 to 5,5 | $\mathrm{V}_{\text {IH }}$ | $0,7 \times V_{\text {DD }}$ | - | $V_{\text {DD }}$ | $\checkmark$ |
| Input voltage LOW | 4,5 to 5,5 | $V_{\text {IL }}$ | 0 | - | $0,3 \times V_{\text {DD }}$ | V |
| Input leakage current $\text { at } V_{1}=5,5 \mathrm{~V} \text {; }$ $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ | 5,5 | 11 | - | - | 1 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input leakage current } \\ & \text { at } V_{1}=0 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \end{aligned}$ | 5,5 | $-11$ | - | - | 1 | $\mu \mathrm{A}$ |
| Outputs |  |  |  |  |  |  |
| DAV, PO |  |  |  |  |  |  |
| Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=1,6 \mathrm{~mA}$ | 4,5 to 5,5 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0,4 | V |
| Output leakage current $\begin{aligned} & \text { at } \mathrm{V}_{\mathrm{O}}=5,5 \mathrm{~V} ; \\ & \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} \end{aligned}$ | 5,5 | 'OR | - | - | 1 | $\mu \mathrm{A}$ |
| OSCO |  |  |  |  |  |  |
| Output voltage HIGH at $-\mathrm{I}_{\mathrm{OH}}=0,2 \mathrm{~mA}$ | 4,5 to 5,5 | V OH | $V_{D D}-0,5$ | - | - | V |
| Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=0,3 \mathrm{~mA}$ | 4,5 to 5,5 | VOL | - | - | 0,4 | V |
| $\begin{aligned} & \text { Output leakage current } \\ & \text { at } T_{a m b}=25^{\circ} \mathrm{C} ; \\ & \mathrm{V}_{0}=5,5 \mathrm{~V} \end{aligned}$ | 5,5 | ${ }^{\prime}$ | - | - | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | 5,5 | 'OR | - | - | 1 | $\mu \mathrm{A}$ |
| SDO |  |  |  |  |  |  |
| Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ | 4,5 to 5,5 | $\mathrm{V}_{\mathrm{OL}}$ | - | - | 0,4 | V |
| $\begin{aligned} & \text { Output leakage current } \\ & \text { at } \mathrm{V}_{O}=5,5 \mathrm{~V} ; \\ & \mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} \end{aligned}$ | 5,5 | ${ }^{\prime}$ OR | - | - | 1 | $\mu \mathrm{A}$ |
| Oscillator |  |  |  |  |  |  |
| Max. oscillator frequency (Fig. 8) | 4,75 | ${ }^{\text {foscl }}$ | 500 | - | - | kHz |

## DECODER FOR COMPACT DISC DIGITAL AUDIO SYSTEM

## GENERAL DESCRIPTION

The SAA7210 incorporates the functions of demodulator, subcoding processor, error corrector and concealment in one chip. The device accepts data from the disc and outputs serial data directly to a dual 16 -bit digital-to-analogue converter TDA1541 (DAC) via the Inter IC signal bus ( $1^{2} \mathrm{~S}$ ). The $1^{2} \mathrm{~S}$ output can also be fed via the stereo interpolating digital filter SAA7220 which provides additional concealment plus over-sampling digital filtering. For descriptive purposes, the SAA7210 is referred to as the A-chip and the SAA7220 as the B-chip.

## Features

- Adaptive slicer with high-frequency level detector for input data
- Built-in drop-out detector to prevent error propagation in adaptive slicer
- Fully protected timing synchronization to incoming data
- Eight-to-Fourteen Modulation (EFM) decoding
- Cross-Interleaved Reed-Solomon Code (CIRC) used for error correction system
- Subcoding microprocessor handshaking protoco!
- Motor speed control logic which stabilizes the input data rate
- Error flag processing to identify unreliable data
- Concealment to replace uncorrectable data
- $1^{2} S$ bus for data exchange between A-chip, B-chip and DAC
- Bidirectional data bus to external RAM ( $16 \mathrm{~K} \times 4$ bits)


## QUICK REFERENCE DATA

| Supply voltage (pin 40) | $V_{\text {DD }}$ | typ. |  | V |
| :---: | :---: | :---: | :---: | :---: |
| Supply current ( pin 40 ) | ${ }^{\text {I D D }}$ | typ. | 200 |  |
| Data slicer input voltage range | $V_{1(p-p)}$ | 0,25 to 2,5 V |  |  |
| ```Oscillator operating frequency XTAL VCO``` | fXTAL <br> fVco | typ. typ. | $\begin{array}{r} 11,2896 \\ 8,6436 \end{array}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| Maximum output current (each output) | 10 | max. |  |  |
| Operating ambient temperature range | Tamb |  | -20 to +70 |  |

## PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).


## PINNING



Fig. 2 Pinning diagram; for pin functions see next page.

## Pin functions

| pin no. | mnemonic | description |
| :---: | :---: | :---: |
| $1-8$ | A0-A7 | Address: address outputs to external RAM. |
| 9 | $\overline{\text { RAS }}$ | Row Address Select: output to external RAM (4416) which uses multiplexed address inputs. |
| 10 | R/W | Read/Write: output signal to external RAM. |
| 11 | $\overline{\text { MUTE }}$ | Mute: input from the microprocessor. When mute is LOW the data output DAAB (pin 37) is attenuated to zero in 15 successive divide-by-2 steps. On the rising edge of mute the data output is incremented to the first "good" value in 2 steps. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |
| 12-14 | D1-D3 | Data: data inputs/outputs to external RAM. |
| 15 | $\overline{\mathrm{CAS}}$ | Column Address Select: output signal to external RAM. |
| 16 | D4 | Data: data input/output to external RAM. |
| 17 | MSC | Motor Speed Control: open drain output which provides a pulse width modulated signal with a pulse rate of 88 kHz to control the rate of data entry. The duty factor varies from $1,6 \%$ to $98,4 \%$ in 62 steps. <br> When a motor-start signal is detected via pin 33 (SWAB/SSM) the duty factor is forced to $98,4 \%$ for 0,2 seconds followed by a normal calculated signal. After a motor-stop signal is detected the duty factor is forced to $1,6 \%$ for 0,2 seconds, followed by a continous $50 \%$ duty factor. |
| 18 | XTAL2 | Crystal oscillator output: drive output to clock crystal ( $11,2896 \mathrm{MHz}$ typ.). |
| 19 | XTAL1 | Crystal oscillator input: input from crystal oscillator or slave clock. |
| 20 | $V_{\text {SS }}$ | Ground: circuit earth potential. |
| 21 | $V_{\text {BB }}$ | Back Bias supply voltage: back bias output voltage ( $-2,5 \mathrm{~V} \pm 20 \%$ ). The internal back bias generator can be decoupled at this pin. |
| 22 | PD/OC | Phase Detector output/Oscillator Control input: outputs of the frequency detector and phase detector are summed internally, then filtered at this pin to provide the frequency control signal for the VCO. |
| 23 | Iref | Current reference: external reference input to the phase detector. This input is required to minimize the spread in the charge pump output of the phase detector. An internal clamp prevents the voltage on this pin rising above $3,5 \mathrm{~V}$. |
| 24 | FB | Feedback: output from the input data slicer. This output is a current source of $100 \mu \mathrm{~A}$ (typ.) which changes polarity when the level detector input at pin 25 (HFI) rises above the threshold voltage of 2 V (typ.). When a data run length violation is detected (e.g. during drop-out), or when HFD (pin 26) is LOW, this output goes to high impedance state. |
| 25 | HFI | High-Frequency Input: level detector input to the data slicer. A differential signal of between 0,25 and $2,5 \mathrm{~V}$ (peak-to-peak value) is required to drive the data slicer correctly. When a $T_{\text {max }}$ violation is detected or when HFD is LOW, this input is biased directly to its threshold voltage. |
| 26 | HFD | High-Frequency Detector: when HIGH this input signal enables the frequency and phase detector inputs, also the feedback output (FB) from the data slicer. <br> An internal voltage clamp of 3 V (typ.) requires the HFD input to be fed via a high impedance. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |


| pin no. | mnemonic | description |
| :---: | :---: | :---: |
| 27 | CEFM | Clock Eight-to-Fourteen Modulation: demodulator clock output $4,3218 \mathrm{MHz}$ (typ.). |
| 28 | $\overline{\mathrm{CRI}}$ | Counter Reset Inhibit: when LOW this input signal allows the divide-by-588 master counter in the DEMOD timing to run-free. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |
| 29 | QDATA | Q-channel Data: this subcoding output is parity checked and changes in response to the Q-channel clock input (see subcoding microprocessor handshaking protocol). |
| 30 | QRA | Q-channel Request input/Acknowledge output: the output has an internal pull-up of nominally $10 \mathrm{k} \Omega$. (see subcoding microprocessor handshaking protocol). |
| 31 | QCL | Q-channel Clock: clock input generated by the micro-processor when it detects a QRA LOW signal. |
| 32 | DEEM | De-emphasis:signal derived from one bit of the parity-checked Q-channel and fed out via the debounce circuit. |
| 33 | SWAB/SSM | Subcoding Word clock output \& Start/Stop Motor input: open drain output which is sensed during each HIGH period and if externally forced LOW a motor-stop condition will be decoded and fed to the motor control logic circuit. |
| 34 | SDAB | Subcoding Data: a 10-bit burst of data, including flags and sync bits, is output serially to the B-chip once per frame clocked by burst clock output SCAB (see Fig. 4). |
| 35 | SCAB | Subcoding Clock: a 10 -bit burst clock $2,8224 \mathrm{MHz}$ (typ.) output which is used to synchronize the subcoding data. |
| 36 | EFAB | Error Flag: output from interpolation and mute circuit to B-chip indicating unreliable data. |
| 37 | DAAB | Data: this output which is fed to the B-chip or DAC, together with its clock (CLAB) and word select (WSAB) outputs, conforms to the $I^{2} S$ bus format (see Fig. 5). |
| 38 | CLAB | Clock: output to B-chip or DAC. |
| 39 | WSAB | Word Select: output to B-chip or DAC. |
| 40 | VDD | Power Supply: positive supply voltage(+5V). |

## Note to the pin functions

The pin sequence of the address outputs (A0-A7) and the data outputs (D1-D4) has been selected to be compatible with various dynamic $16 \mathrm{~K} \times 4$-bit RAMs including the 4416.

## FUNCTIONAL DESCRIPTION

## Demodulation

Data read from the disc is amplified and filtered externally and then converted into a clean digital signal by the data slicer. The data slicer is an adaptive level detector which relies on the nature of the eight-to-fourteen modulation system (EFM) to determine the optimum slicing level. When a signal drop-out is detected (via the HFD input, or internally when a data run length violation is detected) the feedback (FB) to the data slicer is disabled to stop drift of the slicing level.
Two frequency detectors, a phase detector and a voltage-controlled oscillator (VCO) form an internal phase-lock loop (PLL) system. The voltage-controlled oscillator (VCO) runs at twice the input data rate (typically at $8,6436 \mathrm{MHz}$ ), its frequency being dependent on the voltage at pin 22 (PD/OC). One of the frequency detectors compares the VCO frequency with that of the crystal clock to provide coarse frequency-control signals which pull the VCO to within the capture range of fine frequency control. Signals for fine frequency control are provided by the second frequency detector which uses data run length violations to pull the VCO within the capture range of the PLL. When the system is phase-locked the frequency detector output stage is disabled via a lock indication signal. The VCO output is divided by two to provide the main demodulator clock signal which is compared with the incoming data in the phase detector. The output of the phase detector, which is combined internally with the frequency detector outputs at pin 22 (PD/OC), is a positive and negative current pulse with a net charge that is dependent on the phase error. The current amplitude is determined by the current source connected to pin 23 ( $1_{\text {ref }}$ ).
The demodulator uses a double timing system to protect the EFM decoder from erroneous sync patterns in the data. The protected divide-by- 588 master counter is reset only if a sync pattern occurs exactly one frame after a previous sync pattern (sync coincidence) or if the new sync pattern occurs within a safe window determined by the divide-by- 588 master counter. If track jumping occurs the divide-by- 588 master counter is allowed to free-run to minimize interference to the motor speed controller ; this is achieved by taking the CRI input (pin 28) LOW to inhibit the reset signal.
The sync coincidence pulse is also used to reset the lock indication counter and disable the output from the fine frequency detector. If the system goes out of lock, the sync pulses cease and the lock indication counter counts frame periods. After 63 frame periods with no sync coincidence pulse, the lock indication counter enables the frequency detector output.
The EFM decoder converts each symbol ( 14 bits of disc data +3 merging bits) into one of 2568 -bit digital words which are then passed across the clock interface to the subcoding section. An additional output from the decoder senses one of two extra symbol patterns which indicate a subcoding frame sync. This signal together with a data strobe and two error flags are also passed across the clock interface. The error flags are derived from the HFD input and from detected run length violations.

(1) $=$ merging and low frequency suppression bits.

Fig. 3 Data input signal.

## FUNCTIONAL DESCRIPTION (continued)

## Subcoding

The subcoding section has four main functions

- O-channel processor
- De-emphasis output
- Pause (P-bit) output
- Serial subcoding output to B-chip

The Q-channel processor accumulates a subcoding word of 96 bits from the Q -bit of successive subcoding symbols, performs a cyclic redundancy check (CRC) using 16 bits and then outputs the remaining 80 bits to a microprocessor on an external clock. The de-emphasis signal (DEEM) is derived from one bit of the CRC-checked Q-channel. The DEEM output (pin 32 ) is additionally protected by a debounce circuit.
The P -bit from the subcoding symbol, also protected by a debounce circuit, is output via the serial subcoding signal (SDAB) at pin 34. The protected timing used for the EFM decoder makes this output unreliable during track jumping.
The serial output to the B-chip consists of a burst of 10 bits of data clocked by a burst clock (SCAB). The 10 bits are made up from subcoding signal bits $Q$ to $W$, the $Q$-channel parity check flag, a demodulator error flag and the subcoding sync signal. At the end of the clock burst this output delivers the debounced $P$-bit signal which can be read externally on the rising edge of SWAB at pin 33 (see Fig. 4).


Fig. 4 Typical subcoding waveform outputs.

## Pre-fifo

The 10 bits ( 8 bits of symbol data +2 error flag bits) which are passed from the demodulator across the clock interface to the subcoding section are also fed to the pre-FIFO with the addition of two timing signals. These two timing signals indicate:
(1) That a new data symbol is valid
(2) Whether the new data symbol is the first symbol of a frame

The pre-FIFO stores up to 4 symbols (including flags) and acts as a time buffer between data input and data output. Data passes into the pre-FIFO at the rate of 32 symbols per demodulator frame and the symbols are called from the pre-FIFO into RAM storage at the rate of 32 symbols per errorcorrection frame. The timing, organized by the master controller, allows up to 40 attempts to write 32 symbols into the RAM per error-correction frame. The 8 extra attempts allow for transient changes in clock frequency (e.g. pitch control).

## Data control

This section controls the flow of data between the external RAM and the error corrector. Each symbol of data passes through the error corrector two times (correction processes C1 and C2) before entering the concealment section.
The RAM interface uses the full crystal frequency of $11,2 \mathrm{MHz}$ to determine the RAM access waveforms (the main clock for the system is $5,6 \mathrm{MHz}$ ). One RAM access (READ or WRITE) uses 12 crystal clock cycles which is approximately $1 \mu \mathrm{~s}$. The timing (see Fig. 6) is based upon the specification for the dynamic $16 \mathrm{~K} \times 4$-bit RAM (4416). This RAM requires multiplexed address signals and therefore, in each access cycle, a row address ( $\overline{\text { RAS }}$ pin 9 ) is set up first and then three 4-bit nibbles are accessed using sequential column addresses ( $\overline{\mathrm{CAS}}$ pin 15). As only 10 bits are used for each symbol (including flags), the fourth nibble is not accessible.
There are 4 different modes of RAM access:

- WRITE 1
- READ 1
- WRITE 2
- READ 2

During WRITE 1, data is taken from pre-FIFO at regular intervals and written into one half of the RAM. This half of the RAM acts as the main FIFO and has a capacity of up to 64 frames. During READ 1, the 32 symbols of the next frame due out are read from the FIFO. The numerical difference between the WRITE 1 and READ 1 addresses is used to control the speed of the disc drive motor.
When a frame of data has been read from the FIFO it is stored in a buffer RAM until it can be accepted by the CIRC error correction system. At this time the error correcting strategy of the CIRC decoder for the frame is determined by the flag processor. The frame for correction is then loaded into the decoder one symbol at a time and the 32 symbols from the previous correction are returned to the buffer RAM.
After the first correction (C1), only 28 of the symbols are required per frame. The symbols are stored in the buffer RAM together with new flags generated after the correction cycle by the flag updating logic. This partially-corrected frame is then passed to the external RAM by a WRITE 2 instruction. The de-interleaving process is carried out during this second passage through the external RAM. The WRITE 2 and READ 2 addresses for each symbol provide the correct delay of 108 frames for the first symbol and zero delay for the last symbol.
After execution of the READ 2 instruction, the frame of 28 symbols is again stored in the buffer RAM pending readiness of the CIRC decoder and calculation of decoding strategy. Following the second correction (C2), 24 symbols including unreliable data flags (URD) are stored in the buffer RAM and then output to the concealment section at regular intervals.

## Flag processing

Flag processing is carried out in two parts as follows:

- Flag strategy logic
- Flag updating logic.

While a frame of data from the external memory is being written into the buffer RAM, the error flags associated with that frame are counted. Two bits are used for the flags, thus 'good ' data (flags = 00) and three levels of error can be indicated.
The optimum strategy to be used by the CIRC error corrector is determined by the 2-bit flag information used by the flag strategy logic ROM in conjunction with its associated arithmetic unit (ALU). The flags for the C 1 correction are generated in the demodulator and are based on detected signal drop-outs and data run length violations. Updating of the flags after C 1 is dependent on the CIRC decoder correction of that frame. The updated flags are used to determine the C 2 strategy. After C 2 correction a single flag (URD) is generated to accompany the data into the concealment section.
DEVELOPMENT DATA


## FUNCTIONAL DESCRIPTION (continued)

## CIRC Decoding

Data on the compact disc is encoded according to a cross-interleaved Reed-Solomon code (CIRC) and this decoder exploits fully the error-correction capabilities of the code.

Decoding is performed in two cycles and in each cycle the CIRC decoder corrects data in accordance with the following formula:

$$
2 t+e=4
$$

Where:
$\mathrm{e}=$ the number of erasures (erroneous symbols whose position is known).
$t=$ allowed number of additional failures which the decoder program has to find.
The flag processor points to the erasure symbols and tells the CIRC decoder how many additional failures are allowed. If the error corrector is presented with more than the maximum it will stop and flag all symbols as unreliable.
The CIRC decoder is comprised of two sections:

## Syndrome formation

Four correction syndromes are calculated while the frame of data is being written into a symbol memory. From these syndromes errors can be detected and corrected.

## Microcoded correction processing

The processor uses an Arithmetic Logic Unit (ALU) which includes a multiplier based on logarithms. The correction algorithm follows the microcode program stored in a ROM.

## Concealment

This section combines 8 -bit data symbols into left and right stereo channels. Each channel has a 16-bit capacity and holds two symbols (a stereo sample). The channels operate independently. A concealment operation is performed when a URD flag accompanies either symbol in a stereo sample. If a single erroneous sample is flagged between two 'good ' samples then linear interpolation is used to replace the erroneous value. If two or more successive samples are flagged, a sample and hold is applied and the last of the erroneous samples is interpolated to a value between that of the hold and that of the following 'good' sample.
If MUTE is requested, the data in each channel is attenuated to zero in 15 successive divide-by-two steps. At the end of a mute period the output is incremented to the first 'good 'value in two steps using the interpolator.

All erroneous data supplied to the concealment section continues to be flagged when it is output to the B-chip where it receives additional and more efficient concealment.

## Motor speed control (see Fig. 7)

The motor speed control (MSC) output from pin 17 is a pulse-width modulated signal. The duty factor of the pulse-width modulation is calculated from the difference in numerical value between the WRITE 1 and READ 1 addresses, the difference being nominally half of the FIFO space. The calculation is performed at a rate of $88,2 \mathrm{kHz}$.
The duty factor of MSC varies in 62 steps from $1,6 \%$ (FIFO full) to $98,4 \%$ (FIFO empty). When a motor-start signal is detected (via SWAB/SSM) the duty factor is forced to $98,4 \%$ for 0,2 seconds followed by a normal, calculated signal. After a motor-stop signal is detected the duty factor is forced to $1,6 \%$ for 0,2 seconds followed by a continuous $50 \%$ duty factor. A change in motor start/stop status occurring within the 0,2 second periods overrides the previous condition and resets the data control timer.


Fig. 7 Motor speed control.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)
Maximum input voltage range
Input current (pin 23)
Maximum output voltage range (pin 17, 33)
Output current (each output)
Storage temperature range
Operating ambient temperature range
Electrostatic handling *

| VDD |  | $-0,5$ to $+7,0 \mathrm{~V}$ |
| :---: | :---: | :---: |
| $V_{1}$ |  | to $\mathrm{V}_{\mathrm{DD}}+0,5 \mathrm{~V}$ |
| 1 | max. | 5 mA |
| $\mathrm{V}_{0}$ |  | $-0,5$ to $+7,0 \mathrm{~V}$ |
| ${ }^{1} \mathrm{O}$ | max. | 10 mA |
| $\mathrm{T}_{\text {stg }}$ |  | -55 to +125 |
| Tamb |  | -20 to +70 |
| $\mathrm{V}_{\text {es }}$ |  | -1000 to +1000 |

[^12]
## CHARACTERISTICS

$V_{D D}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-2$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| Supply voltage (pin 40) | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current (pin 40) | IDD | - | 200 | tbf | mA |
| InputsD1-D4, OCL |  |  |  |  |  |
|  |  |  |  |  |  |
| Input voltage LOW | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | v |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{D D}+0,5$ | V |
| Input leakage current | $\pm 1 \mathrm{LI}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| $\overline{\text { MUTE, }} \overline{\text { CRI }}$ |  |  |  |  |  |
| Input voltage LOW | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{D D}+0,5$ | V |
| Internal pull-up impedance at $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ | $\left\|Z_{1}\right\|$ | tbf | 50 | tbf | k $\Omega$ |
| Input capacitance | $\mathrm{Cl}_{1}$ | - | - | 7 | pF |
| QRA, SWAB |  |  |  |  |  |
| Input voltage LOW | $V_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH | $V_{\text {IH }}$ | 2,0 | - | $V_{D D}+0,5$ | V |
| Input capacitance | $\mathrm{Cl}_{1}$ | - | - | 7 | pF |
| Internal pull-up impedance $\text { at } V_{1}=0 \mathrm{~V}$ | $\left\|Z_{1}\right\|$ | 5 | 10 | - | k $\Omega$ |
| HFD |  |  |  |  |  |
| Input voltage LOW | $V_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH | $V_{\text {IH }}$ | 2,0 | - | clamped | V |
| Input clamping voltage at $I_{I}=100 \mu \mathrm{~A}$ | $\mathrm{V}_{\text {CL }}$ | - | 3 | - | V |
| Input source current | $\pm$ IS | - | - | 100 | $\mu \mathrm{A}$ |
| Input capacitance | $C_{1}$ | - | - | 7 | pF |
| Internal pull-up impedance $\text { at } V_{I}=0 \mathrm{~V}$ | $\left\|z_{1}\right\|$ | - | 50 | - | k $\Omega$ |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |
| A1-A8, R/ $/ \mathrm{W}, \mathrm{D} 1-\mathrm{D} 4, \overline{\mathrm{CAS}}, \overline{\mathrm{RAS}}, \mathrm{CEFM}$, |  |  |  |  |  |
| QDATA, DEEM, SDAB, SCAB, EFAB, |  |  |  |  |  |
| DAAB, CLAB, WSAB |  |  |  |  |  |
| Output voltage LOW |  |  |  |  |  |
| Output voltage HIGH |  |  |  |  |  |
| at $l^{\prime} \mathrm{OH}=0,2 \mathrm{~mA}$ | VOH | 2,4 | - | VDD | V |
| Load capacitance | $C_{L}$ | - | - | 50 | pF |
| MSC (open drain) |  |  |  |  |  |
| Output voltage LOW |  |  |  |  |  |
| Load capacitance | $C_{L}$ | - | - | 50 | pF |
| SWAB, QRA (open drain) |  |  |  |  |  |
| Output voltage LOW |  |  |  |  |  |
| ad capacitance | Cl | - | - | 50 | pF |
| Load capaitance |  |  |  |  |  |
| Internal load resistance | $\mathrm{R}_{\mathrm{L}}$ | 5 | - | - | $k \Omega$ |
| ANALOGUE CIRCUITS |  |  |  |  |  |
| Data slicer |  |  |  |  |  |
| Input HFI |  |  |  |  |  |
| A.C. input voltage range      <br> (peak-to-peak value) $V_{1(p-p)}$ 0,25 - 2,5 V |  |  |  |  |  |
| Input impedance |  |  |  |  |  |
| normal (HFD HIGH) disabled (HFD LOW) | $\left\|Z_{1}\right\|$ $\left\|Z_{1}\right\|$ | tbf | - | tbf | $k \Omega$ $k \Omega$ |
| Input capacitance | $C_{1}$ | - | - | 7 | pF |
| Output FB |  |  |  |  |  |
| Output current at $\mathrm{V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 10 | tbf | 100 | tbf | $\mu \mathrm{A}$ |
| Phase detector |  |  |  |  |  |
| Output PD/OC |  |  |  |  |  |
| Output impedance | $\left\|Z_{O}\right\|$ | - | tbf | - | $k \Omega$ |
| Control range (note 1) | $\alpha$ | $\pm 2,1$ | - | - | rad |
| Gain factor | G | - | tbf | - | mA/rad |
| Input Iref |  |  |  |  |  |
| Input reference current | 'ref | - | 500 | tbf | $\mu \mathrm{A}$ |

CHARACTERISTICS

| parameter | symbol | min. | typ | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Fine frequency detector |  |  |  |  |  |
| Output PD/OC |  |  |  |  |  |
| Output impedance | $\left\|\mathrm{Z}_{\mathrm{O}}\right\|$ | - | 2 | - | $k \Omega$ |
| Coarse frequency detector |  |  |  |  |  |
| Output PD/OC (note 2) |  |  |  |  |  |
| Output impedance | $\left\|\mathrm{ZO}_{\mathrm{O}}\right\|$ | - | 1 | - | k $\Omega$ |
| Voltage controlled oscillator Input PD/OC |  |  |  |  |  |
| Oscillator constant | $\mathrm{K}_{\text {osc }}$ | - | tbf | - | MHz/V |
| Crystal oscillator |  |  |  |  |  |
| Input XTAL1 |  |  |  |  |  |
| Output XTAL2 |  |  |  |  |  |
| Mutual conductance at 100 kHz | $\mathrm{G}_{\mathrm{m}}$ | 1,5 | - | - | mS |
| Small signal voltage gain $\left(\mathrm{G}_{\mathrm{v}}=\mathrm{G}_{\mathrm{m}} \times \mathrm{R}_{\mathrm{O}}\right)$ | $\mathrm{G}_{v}$ | 3,5 | - | - | V/V |
| Input capacitance | $\mathrm{Cl}_{1}$ | - | - | 10 | pF |
| Feedback capacitance | $\mathrm{C}_{\text {FB }}$ | - | - | 5 | pF |
| Output capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | 10 | pF |
| Input leakage current | $\pm$ LI | - | - | 10 | $\mu \mathrm{A}$ |
| Slave clock mode |  |  |  |  |  |
| Input voltage (peak-to-peak value) | $V_{1(p-p)}$ | 1,6 | - | $V_{D D}+0,5$ | V |
| Input voltage LOW | $V_{\text {IL }}$ | -0,3 | - | 0,8 | V |
| Input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | 2,4 | - | $V_{D D}+0,5$ | V |
| Input rise time (note 3) | $\mathrm{tr}_{r}$ | - | - | 20 | ns |
| Input fall time (note 3) | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| Input HIGH time at $1,2 \mathrm{~V}$ (relative to clock period) | thigh | 35 | - | 65 | \% |

CHARACTERISTICS (continued)


## CHARACTERISTICS (continued)

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :---: | :---: | :---: | :--- |
| Q-channel I/O (see Figs. 12 and 13) |  |  |  |  |  |
| QRA, QCL, QDATA |  |  |  |  |  |
| Access time (note 5) |  |  |  |  |  |
| normal mode | tACC; N | 0 | - | $13,3+$ | ns |
| refresh mode | tACC; F | 13,3 | - | $\mathrm{n} \times 13,3$ | ms |
| QCL to QRA acknowledge delay | tDACK | - | - | 500 | ns |
| QCL to QRA request hold time | tHD; R | 500 | - | - | ns |
| QCL clock input LOW time | tCK; LOW | 500 | - | - | ns |
| QCL clock input HIGH time | tCK; HIGH | 500 | - | - | ns |
| OCL to QDATA delay time | tDD | - | - | 500 | ns |
| Data hold time before |  | tHD; ACC | 2,3 | - | - |
| new frame is accessed | tACK | - | - | 10,8 | ms |
| Acknowledge time |  |  |  |  |  |

## Notes to the characteristics

1. $1 \mathrm{rad}=\frac{180^{\circ}}{(3,14)}$.
2. Coarse frequency detector output PD/OC active for VCO frequencies $>$ fXTAL and $<\frac{f_{X T A L}}{2}$.
3. Reference levels $=1 \mathrm{~V}$ and $2,4 \mathrm{~V}$.
4. Output rise and fall times measured with load capacitance $\left(C_{L}\right)=50 \mathrm{pF}$.
5. Q-channel access times dependent on cyclic redundancy check (CRC).


Fig. 8 Typical data output waveforms to B-chip or DAC: reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.


Fig. 9 Typical subcoding data output waveforms: reference levels for SCAB and SDAB $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$; reference levels for $S W A B=0,8 \mathrm{~V}$ and $4,0 \mathrm{~V}$.

## APPLICATION INFORMATION

## EFM Encoding system

The Eight-to-Fourteen Modulation (EFM) code used in the Compact Disc Digital Audio system is designed to restrict the bandwidth of the data on the disc and to present a d.c. free signal to the demodulator. In this modulation system the data run length between transitions is $\geqslant 3$ clock periods and $\leqslant 11$ clock periods. The number of bits per symbol is 17 , including three merging and low frequency suppression bits which also assist in the removal of the d.c. content.
The conversion from 8 -bit, non-return-to-zero (NRZ) symbols to equivalent 14 -bit code words is shown in Table 2. C1 is the first bit of a 14-bit code word read from the disc and D1 is the Most Significant Bit (MSB) of the data sent to the error corrector. The 14-bit code words are given in NRZ-I representation in which a logic 1 means a transition at the beginning of that bit from HIGH-to-LOW or LOW-to-HIGH (see Fig. 10).


Fig. 10 Non Return to Zero (NRZ) representation.

The codes shown in Table 2 cover the normal 256 possibilities for an 8 -bit data symbol. There are other combinations of 14 -bit codes which, although they obey the EFM rules for maximum and minimum run length ( $T_{\max }, T_{\min }$ ), produce unspecified data output symbols. Two of these extra codes are used in the subcoding data to define a subcoding frame sync and are as shown in Table 1.

Table 1 Codes used to define subcoding frame sync

| 8 -bit NRZ data symbol |  |  |  |  |  |  |  | 14-bit equivalent code word |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | C1 | C2 | C3 | C4 | C5 | c6 | C7 | c8 | c9 | C10 | C11 | C12 | C13 | C14 |
| $x$ | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| $\times$ | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| P | 0 | R | S | T | $\cup$ | $v$ | w |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Where: $\mathrm{X}=$ don't care state.
When a subcoding frame sync is detected the P-bit (Pause-bit) of the data is ignored by the debounce circuitry. The remaining bits ( $Q$ to $W$ ) are not specified in the system but always appear at the serial output as shown in Table 1.
DEVELOPMENT DATA
Table 2 EFM code conversion

|  |  |
| :---: | :---: |
|  |  |
| 2 |  |
|  |  |
|  |  |
| \% |  |

## APPLICATION INFORMATION (continued)

Subcoding microprocessor handshaking protocol (see Figs. 11, 12 and 13)
The QRA line is normally held LOW by the microprocessor.
When the microprocessor needs data (Request) it releases the QRA line and allows it to be pulled HIGH by the pull-up resistor in the SAA7210.
The SAA7210 is continuously collecting Q-channel data and when it detects that QRA is HIGH it holds the first frame of Q-channel data for which the Cyclic Redundancy Check (CRC) is 'good'. Then the SAA7210 pulls QRA LOW to tell the microprocessor that the data is ready (Acknowledge) and enables the QDATA output.
When the microprocessor detects a QRA LOW signal it generates a clock signal (OCL) to shift the data out from the SAA7210 to the microprocessor via the ODATA output. The first negative edge of OCL also resets the acknowledge signal and thus releases the QRA line.
As soon as the microprocessor has received sufficient data (not necessarily 80 bits) it pulls the QRA line LOW again. The SAA7210 now disables the QDATA output and resumes collecting new Q-channel data.

If the microprocessor does not generate a QCL signal within $10,8 \mathrm{~ms}$ from the start of the acknowledge (ORA LOW), the SAA7210 resets the acknowledge signal and allows the QRA line to go HIGH again. The microprocessor still has $2,3 \mathrm{~ms}$ to accept the data, which allows for a long propagation delay in the microprocessor. After a further $13,33 \mathrm{~ms}$ the SAA7210 will have received a new frame of O-channel data and, provided the CRC is 'good ', will give a fresh acknowledge signal. This refreshing process is repeated until the microprocessor accepts the data or stops the request.
When the microprocessor has a requirement to hold the data for a long period before acceptance, it prevents the refreshing process by setting OCL LOW after any acknowledge signal.


Fig. 11 Microprocessor handshaking protocol.


Fig. 12 Q-channel timing waveforms (normal mode).


Fig. 13 Q-channel timing waveforms (refresh mode).

## DIGITAL FILTER FOR COMPACT DISC DIGITAL AUDIO SYSTEM

## GENERAL DESCRIPTION

The SAA7220 is a stereo interpolating digital filter designed for the Compact Disc Digital Audio system. For descriptive purposes, the SAA7220 is referred to as the B-chip and the SAA7210 as the A-chip.

## Features

- 16-bit serial data input (two's complement)
- Interpolated data replaces erroneous data samples
- -12 dB attenuation via the active LOW attenuation input control (ATSB)
- Smoothed transitions before and after muting
- Two identical finite impulse response transversal filters each with a sampling rate of four times that of the normal digital audio data
- Digital audio output of 32-bit words transmitted in biphase-mark code
- $\mathrm{I}^{2} \mathrm{~S}$ data transfer between SAA7210, SAA7220 and 16-bit dual DAC (TDA1541)


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (pin 24) |  | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current (pin 24) |  | ${ }^{\text {I DD }}$ | 100 | 180 | 285 | mA |
| Input voltage ranges |  |  |  |  |  |  |
| WSAB, DAAB, EFAB, SDAB | note 2 |  |  |  |  |  |
| CLAB, SCAB, $\overline{A T S B}, \overline{M U S B}$ | note 3 |  |  |  |  |  |
| Input voltage LOW | note 1 | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | + 0,8 | V |
| Input voltage HIGH | note 1 | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $\mathrm{V}_{\text {DD }}+0,5$ | V |
| Output voltage ranges |  |  |  |  |  |  |
| DABD, CLBD, WSBD |  |  |  |  |  |  |
| Output voltage LOW | $\mathrm{I}_{\mathrm{OL}}=0,8 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OL}}$ | 0 | - | 0,4 | v |
| Output voltage HIGH | $\mathrm{I}^{\mathrm{OH}}=0,2 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2,4 | - | $\mathrm{V}_{\mathrm{DD}}$ | v |
| DOBM |  |  |  |  |  |  |
| Voltage across a $75 \Omega$ load via attenuator (peak-to-peak value) | see Fig. 10 | $V_{L}(p-p)$ | 0,4 | - | 0,6 |  |
| Operating frequency |  |  |  |  |  |  |
| XTAL |  | ${ }^{\text {f }}$ XTAL | 10,16 | 11,2896 | 12,42 | MHz |
| Operating ambient temperature range |  | $\mathrm{T}_{\mathrm{amb}}$ | -20 | - | + 70 | ${ }^{\circ} \mathrm{C}$ |

For explanation of notes see "Notes to the characteristics".
PACKAGE OUTLINE
SAA7220P/A: 24-lead DIL; plastic (with internal heat spreader) (SOT101A).


Fig. 2 Digital audio output block diagram.

## PINNING



Fig. 3 Pinning diagram.

## Pin functions

| pin no. | mnemonic | description |
| :---: | :--- | :--- |
| 1 | WSAB | Word Select: input from A-chip. |
| 2 | CLAB | Clock: input from A-chip; has an internal pull-up. <br> 3 |
| 4 | DAAB | Data: input from A-chip. |
| 5 | EFAB | Error Flag: active HIGH input from A-chip indicating unreliable <br> data. This input has an internal pull-down. <br> not connected. |
| 6 | SCAB | Subcode Clock: a 10-bit burst clock 2,8224 MHz (typ.) input <br> which synchronizes the subcode data. This input has an internal <br> pull-up. |
| 7 | SDAB | Subcode Data: a 10-bit burst of data, including flags and sync <br> bits serially input from the A-chip once per frame clocked by <br> burst clock input SCAB (see Fig. 8). This input has an internal <br> pull-down. |
| 8 | n.c. | not connected. |
| 9 | XSYS | System clock output: $11,2896 ~ M H z ~(t y p) ~ o u t p u t ~ t o ~ D A C ~ a n d ~ t o ~$. <br> A-chip as slave clock input. <br> Crystal oscillator output: drive output to clock crystal <br> (11,2896 MHz typ.). <br> 10 |
| XOUT | XIN | Crystal oscillator input: input from crystal oscillator or slave <br> clock. |


| pin no. | mnemonic | description |
| :---: | :---: | :---: |
| 12 | $V_{S S}$ | Ground: circuit earth potentional. |
| 13 | TEST | Test input: this input has an internal pull-down. In normal operation pin 13 should be open-circuit or connected to $V_{\text {SS }}$. |
| 14 | DOBM | Digital audio output: this output contains digital audio samples which have received interpolation, attenuation and muting plus subcode data. Transmission is by biphase-mark code. |
| 15 | DABD | Data: this output which is fed to the DAC, together with its clock (CLBD) and word select (WSBD) outputs, conforms to the $I^{2} \mathrm{~S}$ format (see Fig. 7). |
| 16 | CLBD | Clock: output to DAC. |
| 17 | n.c. | not connected. |
| 18 | WSBD | Word Select: output to DAC. |
| 19 | n.c. | not connected. |
| 20 | n.c. | not connected. |
| 21 | n.c. | not connected. |
| 22 | $\overline{\text { ATSB }}$ | Attenuation: when active LOW this control input provides -12 dB attenuation. This input has an internal pull-up. |
| 23 | $\overline{\text { MUSB }}$ | Mute: active LOW control input with internal pull-up. |
| 24 | VDD | Power Supply: positive supply voltage (+5V). |

## FUNCTIONAL DESCRIPTION

## General

The SAA7220 incorporates the following functions:

- Interpolation of data in error
- Attenuation
- Muting
- Finite impulse response transversal filtering with a four times increased sampling rate
- A digital audio output

Serial data formatted in two's complement (DAAB; pin 3) is clocked in by its bit clock (CLAB; pin 2) together with word select (WSAB; pin 1) and error flag (EFAB; pin 4) as shown in Fig. 1. After resynchronization with the internal clocks the data is separated into left and right channels and fed to two identical Input Shift Registers (IPSR). Internal timing and control loads the data into the interpolation RAM via the Intermediate Input Shift Register (IISR).
After interpolation, attenuation and muting the data is fed serially from the Intermediate Output Shift Register (IOSR) to the Audio Output Shift Register (AOSR) and to the IISR. From the IISR it is loaded into the filter RAM.

After filtering the data is passed to the Filter Data Shift Register (FDSR). From the FDSR it is transmitted serially to the data output (DABD; pin 15) together with the appropriate word select (WSBD; pin 18) and bit clock (CLBD; pin 16), in accordance with the $1^{2} S$ bus specification. Data is again formatted in two s complement. Outputs DABD, WSBD and CLBD are strobed to maintain the correct timing relationship with the system clock output (XSYS) at pin 9 (see Fig. 13).

## FUNCTIONAL DESCRIPTION (continued)

The subcode data (SDAB; pin 7) and 10-bit burst clock (SCAB; pin 6) are resynchronized to the internal clocks within the digital audio output block. SCAB clocks the data into the Subcode Input Shift Register (SISR; Fig. 2). Data is transferred to the Subcode Output Shift Register (SOSR) on receipt of all of the 10 -bit burst clocks. The subcode data is then mixed with the data from the AOSR and the error flag to provide the output DOBM at pin 14. SISR is reset when no clocks are detected on the SCAB input.

## Interpolation

When, for either left or right channel, unreliable samples are flagged between two correct samples, linear interpolation is used to replace the erroneous samples (up to a maximum of 8 consecutive errors).
When the error flag is set, the sample is replaced by a value calculated by the following formula:

$$
S(n)=\frac{x}{x+1} \cdot S(n-1)+\frac{1}{x+1} \cdot S(n+x)
$$

Where: $S(n) \quad=$ new sample value
$x \quad=$ number of successive erroneous samples following $S(n-1)$
$\mathrm{S}(\mathrm{n}-1)=$ the preceding sample
$S(n+x)=$ the first following correct sample
The value of $x$ is detected ( 1 to 8 ) to determine the coefficients for the multiplications. Eight coefficient pairs are stored in the ROM. If $x=0$ or $\geqslant 9$ then $\mathrm{S}(\mathrm{n})$ will remain unchanged.


Fig. 4 Example of an eight sample linear interpolation.

## Attenuation

Attenuation is controlled by the ATSB input at pin 22. When the input is active LOW the sample is multiplied by a coefficient that provides -12 dB attenuation. If the input is HIGH the multiplication factor is 1 .

## Mute

Mute is controlled by the MUSB input at pin 23. When the input is active LOW the value of the samples is decreased smoothly to zero following a cosine curve. 32 coefficients are used to step down the value of the data, each one being used 31 times before stepping onto the next. When MUSB is released (pin 23 HIGH) the samples are returned to the full level again following a cosine curve with the same coefficients being used in the reverse order.

## Filtering

The SAA7220 incorporates two identical finite impulse response transversal filters with the equivalent of 120 taps, one filter for each stereo channel. The corresponding 120 coefficients are structured as 4 sections of 30 coefficients.
(Each ROM contains only 60 filter coefficients, the same 60 being used a second time, but in the reverse order, to make a total of 120.) Plots of the filter characteristics are shown in Fig. 16.
Data is stored in a 480 -bit RAM ( 30 words $\times 16$ bits). The 30 words are sequentially addressed 4 times to generate the 4 output samples.
When a new word is moved from the interpolation RAM to the filter RAM, the oldest word is discarded and all other words moved one position with respect to the ROM coefficients. The data storage effectively forms a 30 sample wide moving window on the input data. The samples move within this window at $5,6448 \mathrm{MHz}$ and the window moves one sample every $22,6 \mu \mathrm{~s}$.
An output word is formed by multiplying 30 samples from the filter RAM with 30 coefficients from the ROM using a $16 \times 12$ array multiplier. The result is added in an accumulator. At the end of the 30 multiplications the 16 MSB 's are passed from the accumulator via the IOSR to the FDSR, and the accumulator is reset. Overflow protection is incorporated so that the output always limits cleanly in the event of accumulator overflow. Also, to simplify the design of the digital-to-analogue converter a d.c. offset of $+5 \%$ is added to the accumulator.

The filtered data is output in the $\mathrm{I}^{2} \mathrm{~S}$ format at a $5,6448 \mathrm{MHz}$ bit rate and a sample rate of $176,4 \mathrm{kHz}$.

## Digital audio output

Audio 16-bit samples and subcode data are formatted according to the Philips/Sony proposal; "Digital audio interface for domestic use" (Reference Philips 'Red Book' CD-DA standard specification). The digital audio output (DOBM; pin 14) consists of 32 -bit words transmitted in biphase-mark code. That is, two transitions for a logic 1 and one transition for a logic 0 . The 32 -bit words are transmitted in blocks of 384 words. Table 1 shows the information contained in each word.
The sync word is formed by violation of the biphase rule and therefore does not contain any data. Its length is equivalent to 4 data bits. The three different sync patterns ( $B, M$ and $W$ ) indicate the following situations:

- Sync B; start of a block of 384 words, contains left sample (11101000)
- Sync $M$; word contains left sample, but is not a block start (11100010)
- Sync W; word contains right sample (11100100)

In the SAA7220 sync words are always preceded by 0. A typical biphase-mark code output is shown in Fig. 11.
Left and right samples are transmitted alternately.
Audio samples are available for digital audio output after interpolation, attenuation and muting, but before filtering.
Data held in the Subcode Output Shift Register (SOSR) is transmitted via the user data bit and is asynchronous with the block rate.

Digital audio output (continued)
Table 1 Composition of the 32-bit digital audio output word

| bit number | description | information |
| :---: | :---: | :---: |
| 1 to 4 | sync | - |
| 5 to 8 | auxiliary | not used (always zero) |
| 9 to 28 | audio sample | bits 9 to 12 not used (always zero). <br> bits 13 (LSB) to 28 (MSB) two's complement |
| 29 | audio valid | copy of the error flag |
| 30 | user data | used for subcode data |
| 31 | channel status | indication of control bits and category code |
| 32 | parity bit | even parity for all word bits excluding sync pattern |

## Channel status

The channel status bit is the same for both left and right words. Therefore a block of 384 words contains 192 channel status bits as shown in Table 2.
When there is no subcode the channel status will switch over to the general format. 'No subcode' is identified by the subcode detector when SCAB is a continuous HIGH or LOW.

Table 2 Channel status bit assignment

| bit number | description | subcode provided | no subcode provided |
| :---: | :--- | :--- | :--- |
| 1 to 4 | control | copy of Q channel | bits 1 and 2 zero <br> bit 3 image of SCAB <br> bit 4 image of SDAB <br> always zero |
| 5 to 8 | reserved | category code | always zero <br> CD category <br> bit 9 logic 1 <br> always zero |
| 17 to 192 |  | general category <br> all bits zero <br> always zero |  |

If a subcode clock is provided but there is no subcode data (SDAB is a continuous HIGH or LOW) the control bits will be zero and the category code will be CD.
The SYNC bit and the cyclic redundancy check bit (CRC) in the subcode data from the A-chip to the B-chip have the format shown by Fig. 5. Typical subcode data input waveforms are shown by Fig. 8.


Fig. 5 Subcode data format for SYNC and CRC bits.
SYNC is active LOW and indicates the start of a subcode block, which contains 98 words including 2 sync words, SO and S1.
CRC is always LOW except during SYNC S1 when:

- $C R C=$ logic 1 ; previous $Q$ block was true
- $C R C=$ logic 0 ; previous $Q$ block was false

Two 32-bit words are transmitted at the sample frequency of $44,1 \mathrm{kHz}(2 \times 32 \times 44,1 \mathrm{kHz}=2,8224$ Mbits/s data rate). An internal $5,6448 \mathrm{MHz}$ clock (XSYS/2) is used in the biphase modulator.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage range (pin 24) | $\mathrm{V}_{\mathrm{DD}}$ | $-0,5$ | - | $+7,0$ | V |
| Maximum input voltage range | $\mathrm{V}_{\mathrm{I}}$ | $-0,5$ | - | $\mathrm{V}_{\mathrm{DD}^{+0,5}}$ | V |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -20 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic handling* | $\mathrm{V}_{\mathrm{es}}$ | -1000 | - | +1000 | V |

Ensure no electrical connections are made to the underside or ends of the package as there is the possibility of making accidental connection to the lead frame and/or internal heat spreader of the device.

[^13]
## CHARACTERISTICS

$V_{D D}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-20$ to $+70^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |
| Supply voltage (pin 24) | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current (pin 24) | ${ }^{\text {I DD }}$ | 100 | 180 | 285 | mA |
| Inputs |  |  |  |  |  |
| WSAB, DAAB |  |  |  |  |  |
| Input voltage LOW (note 1) | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH (note 1) | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{D D}+0,5$ | V |
| Input leakage current |  |  |  |  |  |
| at $V_{1}=V_{D D}$ | $\mathrm{I}_{\text {LI }}$ | - | - | + 10 | $\mu \mathrm{A}$ |
| Input capacitance | $\mathrm{Cl}_{1}$ | - | - | 7 | pF |
| EFAB, SDAB (note 2) |  |  |  |  |  |
| Input voltage LOW (note 1) | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH (note 1) | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Input leakage current |  |  |  |  |  |
| at $V_{1}=V_{D D}$ | ${ }_{\text {LI }}$ | - | - | $+50$ | $\mu \mathrm{A}$ |
| Input capacitance | $C_{1}$ | - | - | 7 | pF |
| CLAB, SCAB, $\overline{\mathrm{ATSB}}, \overline{\mathrm{MUSB}}$ (note 3) |  |  |  |  |  |
| Input voltage LOW (note 1) | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | + 0,8 | V |
| Input voltage HIGH (note 1) | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $V_{D D}+0,5$ | V |
| Input leakage current at $\mathrm{V}_{1}=0 \mathrm{~V}$ | ILI | -30 | - | - | $\mu \mathrm{A}$ |
| at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | ILI | - | - | + 10 | $\mu \mathrm{A}$ |
| Input capacitance | $\mathrm{C}_{1}$ | - | - | 7 | pF |
| Crystal oscillator (see Fig. 9) |  |  |  |  |  |
| Input XIN |  |  |  |  |  |
| Output XOUT (note 4) |  |  |  |  |  |
| Mutual conductance at 100 kHz | $\mathrm{G}_{\mathrm{m}}$ | 1,5 | - | - | mA/V |
| Small signal voltage gain $\left(A_{v}=G_{m} \times R_{0}\right)$ | $\mathrm{A}_{v}$ | 3,5 | - | - | V/V |
| Input capacitance | $C_{1}$ | - | - | 10 | pF |
| Feedback capacitance | $\mathrm{C}_{\text {FB }}$ | - | - | 5 | pF |
| Output capacitance | $\mathrm{C}_{\mathrm{O}}$ | - | - | 10 | pF |
| Input leakage current $\text { at } V_{1}=0 \mathrm{~V}$ | $\mathrm{I}_{\mathrm{LI}}$ | -10 | - | - | $\mu \mathrm{A}$ |
| at $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | ILI | - | - | + 10 | $\mu \mathrm{A}$ |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Slave clock mode |  |  |  |  |  |
| Input voltage (note 5) <br> (peak-to-peak value) |  |  |  |  |  |
| Input voltage LOW (note 6) | VIL | 0 | - | 1 | V |
| Input voltage HIGH (note 6) | VIH | 2,4 | - | $V_{D D}+0,5$ | V |
| Input rise time (note 7) | $\mathrm{tr}_{r}$ | - | - | 20 | ns |
| Input fall time (note 7) | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| Input HIGH time at 2 V (relative to clock period) | thigh | 35 | - | 65 | \% |
| Outputs (note 4)DABD, CLBD, WS |  |  |  |  |  |
|  |  |  |  |  |  |
| Output voltage LOW at $\mathrm{I}_{\mathrm{OL}}=0,8 \mathrm{~mA}$ | VOL | 0 | - | 0,4 | V |
| Output voltage HIGH at $-\mathrm{OH}=0,2 \mathrm{~mA}$ | VOH | 2,4 | - | VDD | V |
| Load capacitance | $\mathrm{C}_{\mathrm{L}}$ | - | - | 50 | pF |
| XSYS (note 8) |  |  |  |  |  |
| Output voltage LOW | VOL | 0 | - | 0,4 | V |
| Output voltage HIGH | $\mathrm{VOH}^{\text {O }}$ | 2,4 | - | VDD | V |
| Load capacitance | $C_{L}$ | - | - | 50 | pF |
| DOBM |  |  |  |  |  |
| Voltage across a $75 \Omega$ load via attenuator; see Fig. 10 (peak-to-peak value) | $V_{L(p-p)}$ | 0,4 | - | 0,6 | V |
| D.C. offset voltage | $V_{\text {LDC }}$ | -0,05 | - | +0,05 | V |
| TIMING |  |  |  |  |  |
| Operating frequency (XTAL) | fXTAL | 10,16 | 11,2896 | 12,42 | MHz |
| Inputs (see Fig. 12) |  |  |  |  |  |
| SCAB, CLAB (note 9) |  |  |  |  |  |
| SCAB clock frequency (burst clock) | ${ }^{\text {f }}$ SCAB | - | 2,8224 | - | MHz |
| CLAB clock frequency or (note 10) | ${ }^{f}$ CLAB <br> ${ }^{f}$ CLAB | - | $\begin{aligned} & 2,8224 \\ & 1,4112 \end{aligned}$ | - | MHz <br> MHz |
| Clock LOW time | ${ }^{\text {t }}$ CKL | 110 | - | - | ns |
| Clock HIGH time | ${ }^{\text {t CKH }}$ | 110 | - | - | ns |
| Input rise time | $\mathrm{tr}_{r}$ | - | - | 20 | ns |
| Input fall time | $\mathrm{t}_{f}$ | - | - | 20 | ns |

CHARACTERISTICS (continued)

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DAAB, WSAB, EFAB (note 11) |  |  |  |  |  |
| Data set-up time | tSU; DAT | 40 | - | - | ns |
| Data hold time | thD; DAT | 0 | - | - | ns |
| Input rise time | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 20 | ns |
| Input fall time | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| SDAB (note 12) |  |  |  |  |  |
| Subcode data set-up time | tSU; SDAT | 40 | - | - | ns |
| Subcode data hold time | thD; SDAT | 0 | - | - | ns |
| Input rise time | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 20 | ns |
| Input fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Outputs (see Figs 13 and 14) |  |  |  |  |  |
| WSBD (notes 9 and 13) |  |  |  |  |  |
| Word select set-up time | tSU; WS | 40 | - | - | ns |
| Word select hold time | thD; WS | 0 | - | - | ns |
| WSBD (note 9) |  |  |  |  |  |
| Output rise time | $\mathrm{tr}_{r}$ | - | - | 20 | ns |
| Output fall time | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| DABD (notes 9 and 13) |  |  |  |  |  |
| Data set-up time | tSU; DATD | 40 | - | - | ns |
| Data hold time | thD; DATD | 0 | - | - | ns |
| DABD (note 9) |  |  |  |  |  |
| Output rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| CLBD (notes 9 and 13) |  |  |  |  |  |
| Clock period | ${ }^{\text {t }}$ CK | 161 | 177 | 197 | ns |
| Clock LOW time | ${ }^{\text {t CKKL }}$ | 65 | - | - | ns |
| Clock HIGH time | tCKH | 65 | - | - | ns |
| Clock set-up time | tSU; CLD | 40 | - | - | ns |
| Clock hold time | tHD; CLD | 0 | - | - | ns |
| CLBD (note 9) |  |  |  |  |  |
| Output rise time | $t_{r}$ | - | - | 20 | ns |
| Output fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| DABD (notes 9 and 14) |  |  |  |  |  |
| Data set-up time | tSU; DATBD | 40 | - | - | ns |
| Data hold time | thD; DATBD | 60 | - | - | ns |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs (continued) |  |  |  |  |  |
| WSBD (notes 9 and 14) |  |  |  |  |  |
| Word select set-up time | ${ }^{\text {t }}$ SU; DATWSD | 40 | - | - | ns |
| Word select hold time | thD; DATWSD | 60 | - | - | ns |
| DOBM (note 15) |  |  |  |  |  |
| Output rise time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Data bit 0 (note 16) |  |  |  |  |  |
| pulse width HIGH | ${ }^{\text {t }} \mathrm{HIGH}(0)$ | 336 | 354 | 372 | ns |
| pulse width LOW | t LOW (0) | 336 | 354 | 372 | ns |
| Data bit 1 (note 17) |  |  |  |  |  |
| pulse width HIGH | tHIGH(1) | 172 | 177 | 182 | ns |
| pulse width LOW | tLOW(1) | 172 | 177 | 182 | ns |
| XSYS |  |  |  |  |  |
| Output rise time (note 9) | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time (note 9) | tf | - | - | 20 | ns |
| Output HIGH time at 2 V (relative to clock period) | tHIGH | 35 | - | 65 | \% |



Purchase of Philips' $I^{2} S$ components conveys a license under the Philips' $I^{2} S$ patent to use the components in the $I^{2} S$-system provided the system conforms to the $I^{2} S$ specification defined by Philips.

A Philips publication " $I^{2} S$ bus specification" is available on request .

Notes to the characteristics

1. Minimum $V_{I L}$ and maximum $V_{I H}$ are peak values to allow for transients.
2. Inputs $E F A B$ and SDAB both have internal pull-downs.
3. Inputs CLAB, SCAB, $\overline{A T S B}$ and $\overline{M U S B}$ have internal pull-ups.
4. All outputs are short-circuit protected except crystal oscillator output.
5. If used in a.c. coupled mode.
6. $\mathrm{V}_{\mathrm{IH}}-\mathrm{V}_{\mathrm{IL}} \geqslant 1,6 \mathrm{~V}$.
7. Reference levels $=10 \%$ and $90 \%$.
8. The output current conditions are dependent on the drive conditions.

When a crystal oscillator is being used the output current capability is $I_{O L}=+0,8 \mathrm{~mA}$;
$I_{O H}=-0,2 \mathrm{~mA}$. But if a slave input is being used the output currents are reduced to $I_{\mathrm{OL}}=+0,2 \mathrm{~mA}$; $I_{O H}=-0,2 \mathrm{~mA}$.
9. Reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.
10. The signal CLAB can run at either $2,8 \mathrm{MHz}$ ( $1 / 4$ system clock) or $1,4 \mathrm{MHz}$ ( $1 / 8$ system clock) under typical conditions. It does not have a minimum or maximum frequency, but is limited to being $1 / 4$ or $1 / 8$ of the system clock frequency.
11. Input set-up and hold times measured with respect to clock input from A-chip (CLAB). Reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.
12. Input set-up and hold times measured with respect to subcode burst clock input from A-chip (SCAB). Reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.
13. Output set-up and hold times measured with respect to system clock output (XSYS).
14. Output set-up and hold times measured with respect to clock output (CLBD).
15. Output rise and fall times measured between the $10 \%$ and $90 \%$ levels; the data bit pulse width measured at the $50 \%$ level.
16. Data bit 0 pulse width times are typically system clock period ( $1 / \mathrm{f} \times T A L$ ) $\times 4$. Maximum and minimum values are $\pm 5 \%$ of this time. Values shown are for ${ }^{f}$ XTAL $=11,2896 \mathrm{MHz}$, but these will change accordingly if f XTAL changes.
17. Data bit 1 pulse width times are typically system clock period ( $1 /{ }^{\prime} \mathrm{XTAL}$ ) $\times 2$. Maximum and minimum values are $\pm 2,5 \%$ of this time. Values shown are for $\mathrm{f}^{\mathrm{X}}$ TAL $=11,2896 \mathrm{MHz}$, but these will change accordingly if f XTAL changes.



Subcode word frequency $=7,35 \mathrm{kHz}$.
Fig. 8 Typical subcode data input waveforms.


Oscillator catalogue no. 432214305031
Fig. 9 Crystal oscillator circuit.


Fig. 10 Digital audio output load.


Fig. 11 Biphase-mark code.

## TIMING



Fig. 12 Data input timings; reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$. (also applicable to subcode data input ( t SU; SDAT and tHD; SDAT).


Fig. 13 Data output timings with respect to system clock output (XSYS); reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.


Fig. 14 Data output timings with respect to clock output (CLBD); reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.
APPLICATION INFORMATION

Fig. 15 System application diagram.




Fig. 16 Digital filter characteristics; magnitude as a function of frequency.

## AUDIO DIGITAL INPUT CIRCUIT (ADIC)

## GENERAL DESCRIPTION

The SAA7274 is an Audio Digital Input Circuit (ADIC) which converts a 2-channel stereo digital audio signal conforming to the Philips/Sony format into an equivalent binary value of data and control bits. The output function of this device is to convert the equivalent binary value of the data bits (for each channel) into a serial digital audio signal conforming to the $I^{2} S$ format.

## Features

- $I^{2} S$ bus output
- Biphase audio signal (Philips/Sony format) operating at TTL levels


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply <br> Supply voltage range |  | VDD | 4.5 | - | 5.5 | V |
| Inputs | except IBIFA |  |  |  |  |  |
| Input voltage HIGH |  | $\mathrm{V}_{\text {IH }}$ | 0.7 VDD | - | - | V |
| Input voltage LOW |  | $V_{\text {IL }}$ | - | - | 0.3 $V_{\text {DD }}$ | V |
| Input current | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -11 | - | - | 1 | $\mu \mathrm{A}$ |
|  | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ | 11 | - | - | 1 | $\mu \mathrm{A}$ |
| Input capacitance |  | $C_{1}$ | - | - | 7.5 | pF |
| Outputs | except OSCL |  |  |  |  |  |
| Output voltage HIGH | ${ }^{-1} \mathrm{OH}=2 \mathrm{~mA}$ | VOH | $V_{\text {DD }}-0.5$ | - | - | V |
| Output voltage LOW | $\mathrm{I}^{\prime} \mathrm{LL}=2 \mathrm{~mA}$ | VOL | - | - | 0.4 | V |
| Operating ambient temperature range |  | Tamb | -40 | - | +70 | ${ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINES

SAA7274P: 24-lead DIL; plastic (SOT101A).
SAA7274T: 24-lead mini-pack; plastic (SO24; SOT137A).


Fig. 1 Block diagram.

## PINNING



Fig. 2 Pinning diagram.

## Power supply

VDD positive supply voltage ( 5 V )
$V_{S S} \quad$ ground ( 0 V )
Input (capacitive/CMOS with protection)
IBIFA biphase input signal (min. 1 MHz ; max. 3.1 MHz)
Inputs (CMOS protection)
INCAP capacitive input enable
IFDEN frequency detector enable
IPHEN phase-locked loop edge selector
ITEST test input enable
IDACL data clock input signal (max. 5 MHz )
IWSEL word select input signal (max. 50 kHz )
IDOEN output enable
IOSCL clock oscillator input ( $\min .8 \mathrm{MHz}$; max. 12.5 MHz )
Outputs (CMOS push-pull)
OCDB control data bits (max. 400 kHz )
OLOC out-of-lock signal
OREF phase reference signal (max. 6.2 MHz)
OPHA phase output signal (max. 6.2 MHz)
OPRE pre-emphasis level
OSCU user clock/copy-bit signal (max. 3.1 MHz)
OSDU user data/pre-emphasis (max. 3.1 MHz)
OSCL system clock buffer (min. 8 MHz ; max. 12.5 MHz )
OOSC clock oscillator output ( $\min .8 \mathrm{MHz}$; max. 12.5 MHz )
Outputs (3-state push-pull)
OBSY block synchronization output signal ( $1 / 49152$ system clock)
OWSY word clock output signal ( $1 / 256$ system clock)
ODCL data clock output signal ( $1 / 4$ system clock)
OSDA data output signal (max. 2.5 MHz)

## FUNCTIONAL DESCRIPTION

## Main function

The biphase input signal must conform to the Philips/Sony format, as well as satisfying the following conditions:

- number of channels: 2
- transmission code: biphase mark
- synchronization method: biphase violation
- number of data bits: 24, starting with the LSB
- number of control bits: 4
- preamble values:


The main function performs the following tasts:

- Provides the output function with the equivalent binary value of the data bits separately for each of the two channels. These values are available until new information is received.
- To select the biphase input signal (IBIFA) with standard LOCMOS levels when capacitive input enable (INCAP) is LOW.
To select the biphase input signal capacitively coupled via an internal amplifier to the circuit logic when INCAP is HIGH.
- Generates an out-of-lock output signal (OLOC) which is HIGH when the frequency of the biphase input signal is equal to $1 / 4$ of the system clock frequency and when the block preambles are detected in the biphase input signal.
- If the biphase input signal is not present after 32 clock pulses, then the output OSCU is forced HIGH and outputs OSDU, OPRE, OLOC, OCDB and OSDA are forced LOW.
- Generates a data clock output signal (ODCL) with a frequency of $1 / 4$ of the system clock. When a block preamble is detected in the biphase input signal ODCL is synchronized to a LOW value.
- Generates a word clock output signal (OWSY) with a frequency of $1 / 256$ of the system clock. When a block preamble is detected in the biphase input signal OWSY is synchronized to a LOW value.
- Generates a block synchronization output signal (OBSY). This signal is HIGH during 4 system clock periods and has a frequency of $1 / 49152$ of the system clock. The signal is synchronized with the block preambles of the biphase input signal.
- Generates a phase output signal (OPHA) and a phase reference signal (OREF). If the frequency of the biphase input signal (IBIFA) equals $1 / 4$ of the system clock frequency ( $f$ IOSCL $/ 4$ ) then the IC generates OPHA and OREF as shown in Fig. 3.
If the frequency of the biphase input signal (IBIFA) is greater or less than $1 / 4$ of the system clock frequency then the IC generates OPHA and OREF as shown in Fig. 4.


Fig. 3 Generation of phase output signal (OPHA) and phase reference signal (OREF); $\mathrm{f}_{\text {IBIFA }}=\mathrm{f}_{\mathrm{IOSCL}} / 4$.


Fig. 4 Generation of phase output signal (OPHA) and phase reference signal (OREF); fIBIFA $\neq$ fIOSCL $^{\prime} / 4$.

## FUNCTIONAL DESCRIPTION (continued)

## Output function

The output function performs the following tasks:

- Provides the data output (OSDA) with the data bits from each channel in the following order:

$$
\text { MSB . . . . . . . . . . . . . . . . . . . . . . LSB } 0000000000
$$

- Outputs the data of the right and left channel. When word select input signal (IWSEL) is HIGH the data of the right channel is output and when LOW the data of the left channel is output.
- Delivers serial data to the OSDA output, if IDOEN = HIGH. This occurs on each negative transition of the data clock input signal (IDACL). Following a status change at the word select input (IWSEL), the data (MSB first) is output on the first negative transition of IDACL. If the number of clock pulses in a word exceeds 24 , then the following bits will be internally set to zero.
- Generates the following subcodes:

| series 1, | 0 | 0 | U1 | T1 | S1 | R1 | Q1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| series 2, | CRC | 0 | V1 | U1 | T1 | S1 | R1 | Q1 | 1 | 0 |
| series 3, | 0 | 0 | W1 | V1 | U1 | T1 | S1 | R1 | Q1 | 1 |

- If the value of the category bits, bits 9 to 16 of the input signal, $=10000000$ (compact disc format) and the value of the mode bits, bits 7 and $8,=00$, the user data output (OSDU) will deliver the bits of the subcode following the specified lay-out (above). The subcode starts only after receipt of at least 16 zero bits. Simultaneously a user clock signal (OSCU) consisting of 10 clock pulses is present. The output signal starts when a subcode is completed and is clocked on the negative transition of OSCU. The first data word of each subcode frame is output 3 times in succession with the data pattern shifted each time as outlined for series 1 through series 3 in the layout given above. The CRC performs a check on the 96 Q bits of the preceding subcode. If CRC is correct then the CRC bit $=1$.
- Channel status:


If the value of the category bits do not equal 10000000 (compact disc format) and the value of the mode bits equals 00 (mode 0 ), then:
output OSDU indicates the status of bit 4 (pre-emphasis) of the channel status and output OSCU indicates the status of bit 3 (copy permitted) of the channel status provided the control bits conform to the 2 -channel audio signal format.

- Uses the output pre-emphasis (OPRE) to indicate the status of bit 4 of the channel status for a 2-channel audio signal.
- Outputs the 4 control bits of the biphase input signal (IBIFA) represented by V, U, C and P at OCDB. The output delivers the bits in the same sequence during the next word, each bit continues for 32 clock pulses.


## Additional input and output signals

The following input and output signals are available from this circuit:

- Phase output signal (OPHA) and phase reference signal (OREF) for use in a phase-locked loop (PLL). The OPHA signal is a result of the difference between the frequency and phase of the biphase input signal and the system clock. OREF signal provides the reference signal for the PLL.
- Input signal IFDEN enables the frequency detector. The frequency detection as present in the 2 signals OPHA and OREF can be enabled by taking this signal LOW.
- Data clock output signal (ODCL), which has a frequency of $1 / 4$ of the system clock frequency.
- Word clock output signal (OWSY), which has a frequency of $1 / 256$ of the system clock frequency.
- Block synchronization output signal (OBSY), which has a frequency of $1 / 49152$ of the system clock.
- ODCL, OWSY and OBSY will be synchronized to the block preambles in the biphase input signal IBIFA.
- Outputs ODCL, OWSY, OBSY and OSDA are enabled via a 3-state mode by input IDOEN.
- IPHEN input selects dual or single edge detection of the input signal IBIFA in the phase detector. A low level selects the single-edge detection mode.
- Out-of-lock signal (OLOC). This output is LOW if the PLL is out-of-lock, or no block preambles are present in the biphase input signal IBIFA.
- User data/pre-emphasis output signal (OSDU). After receiving a category code of mode 0 from a non-compact disc source this signal outputs the pre-emphasis bit of the channel status bits in the biphase input signal. If the category code of mode 0 is from a compact disc source then the user data bits from the subcode channel including the CRC check on the 96 preceding Q bits are output.
- User clock/copy bit output signal (OSCU). After receiving a category code of mode 0 from a non-compact disc source then the copy bit of the channel status bits in the biphase input signal is output. If the category code of mode 0 is from a compact disc source then 10 clock pulses for the 'user data' are output.
- Pre-emphasis level output signal (OPRE), which indicates the value of the pre-emphasis bit of the channel status bits after receiving the two-channel audio fromat in the biphase input signal (IBIFA).
- Control data bits output signal (OCDB), which contains the 4 control bits of each word of the biphase input signal.
- Input ITEST is used for device tests at the factory only, for normal operation it has to be connected to $V_{\text {SS }}$.


## Clock oscillator

The clock oscillator of the circuit can be formed by connecting either LC components or a crystal or a ceramic resonator between the oscillator input and output pins.
The circuit can also be driven by an external signal source applied to the oscillator input. The oscillator output is buffered and available at pin OSCL. The internal circuitry is driven via an inverter, which is connected to the buffered output. This allows all the output signals (especially ODCL, OWSY and OBSY) to change their state after a pulse from OSCL, independent of the capacitive load of the OSCL pin. All output signals of the circuit are triggered on the positive transition of the buffered OSCL signal.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min . | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{\text {DD }}$ | -0.5 | 7.0 | V |
| Input voltage | note 1 | $V_{1}$ | -0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Maximum input current |  | 1 Im | - | $\pm 10$ | mA |
| Maximum output current |  | ${ }^{1} \mathrm{OM}$ | - | $\pm 10$ | mA |
| Maximum supply current in $\mathrm{V}_{\text {SS }}$ |  | ISS | - | -40 | mA |
| Maximum supply current in $\mathrm{V}_{\mathrm{DD}}$ |  | ${ }^{\text {I D D }}$ | - | +40 | mA |
| Maximum power dissipation per output |  | P | - | 50 | mW |
| Total power dissipation |  | $\mathrm{P}_{\text {tot }}$ | - | 280 | mW |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature range |  | Tamb | -40 | +70 | ${ }^{\circ} \mathrm{C}$ |

## Note

1. Input voltage should not exceed 7 V unless otherwise specified.

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

Purchase of Philips' $1^{2} \mathrm{~S}$ components conveys a license under the Philips $I^{2} S$ patent to use the components in the $I^{2} \mathrm{~S}$-system provided the system conforms to the $1^{2} S$ specification defined by Philips.

## DC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified


## Notes to the DC characteristics

1. $V_{O}=V_{D D}, I_{O}=0 \mathrm{~mA}$ on all outputs and $V_{I}=V_{S S}$ on all inputs, except INCAP which must be at VSS.
2. $\mathrm{f} O S C L=11.3 \mathrm{MHz}$.
3. $I_{N C A P}=V_{D D}, f_{\min }=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}$ and $\mathrm{t}_{\mathrm{f}}=10 \%$.

* Value to be fixed.

AC CHARACTERISTICS
$V_{D D}=4.5$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency | see Fig. 5 | $\begin{aligned} & \mathrm{f}_{\mathrm{IOSCL}} \\ & \mathrm{tPL}^{2} \\ & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}} \end{aligned}$ | - | - | $12.5$ | MHz <br> ns |
| IOSCL |  |  |  |  |  |  |
| Timing pulse LOW |  |  |  |  |  |  |
| Rise and fall time |  |  | - | - | 10 | ns |
| Set-up and hold times |  |  |  |  |  |  |
| IWSEL to IDACL |  |  |  |  |  |  |
| Data set-up time |  | ${ }^{\text {tSU }}$ | 1 | - | - |  |
| Data hold time |  | ${ }^{\text {tHD }}$ | - | - | 1 |  |
| Proagation delays |  |  |  |  |  |  |
| IOSCL to OSCL |  | $t_{p}$ | - | - | 10 | ns |
| IDACL to OSDA |  | $\mathrm{t}_{\mathrm{p}}$ | - | - | 50 | ns |
| OSCL to OWSY and ODCL HIGH-to-LOW |  | tPHL | 10 | - | 50 | ns |
| LOW-to-HIGH |  | tPLH | 10 | - | 50 | ns |
| Rise and fall times |  |  |  |  |  |  |
| OSCL |  |  |  |  |  |  |
| Rise and fall time | TTL levels $=0.4$ to 2 V | $t_{r}, t_{f}$ | - | - | 5 | ns |
| Rise and fall time | CMOS levels $=10$ to $90 \% \mathrm{~V}_{\text {DD }}$ | $t r r s^{\text {tf }}$ | - | - | 15 | ns |
| OWSY and ODCL |  |  |  |  |  |  |
| Rise and fall time | TTL levels $=0.4$ to 2 V | $t_{r}, t f f$ | - | - | 10 | ns |
| Rise and fall time | CMOS levels $=10$ to $90 \% \mathrm{~V}_{\text {DD }}$ | $\mathrm{tr}_{\mathrm{r}} \mathrm{tf}$ | - | - | 40 | ns |



Fig. 5 Set-up and hold time diagram.

Fig. 6 Timing diagram.

## CMOS DECODER FOR COMPACT DISC SYSTEMS

## GENERAL DESCRIPTION

The SAA7310 (CD3A) incorporates the functions of demodulator, subcoding processor, motor speed control, error corrector and concealment in one CMOS chip. The device accepts data from the disc and outputs serial data via the Inter IC signal bus ( $I^{2} \mathrm{~S}$ ) directly to a digital-to-analogue converter (such as the stereo CMOS dual DAC; SAA7320). The $I^{2}$ S output can also be fed via the stereo interpolating digital filter SAA7220 which provides additional concealment plus over-sampling digital filtering. The SAA7310 is available in both 40 -pin DIL and 44 -pin OFP packages.

## Features

- Adaptive slicer with high-frequency level detector for input data
- Built-in drop-out detector to prevent error propagation in adaptive slicer
- Fully protected timing synchronization to incoming data
- Eight-to-Fourteen Modulation (EFM) decoding
- Adaptive CIRC error correction enabling 4 erroneous symbols per frame ( 32 symbols) to be corrected
- Subcoding microprocessor handshaking protocol
- Motor speed control logic which stabilizes the input data rate
- Error flag processing to identify unreliable data
- Concealment to replace uncorrectable data
- $I^{2} S$ bus for data exchange
- Bidirectional data bus to external RAM ( $16 \mathrm{~K} \times 4$ bits) with 64 -frame FIFO capacity
- Demodulator PLL requiring virtually no peripheral components
- Replacement for the CD2A
- Low power consumption (typ. 175 mW )
- Track loss correction by additional muting
- Non-digital audio interface application (such as CD-ROM or CD-I)
- 2-package option
- -40 to $+85{ }^{\circ} \mathrm{C}$ operating temperature range


## QUICK REFERENCE DATA

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 4,5 | 5,0 | 5,5 | V |
| Supply current | IDD | - | 35 | 50 | mA |
| Data slicer input voltage (peak-to-peak value) | $V_{1(p-p)}$ | 0,5 | - | 2,5 | V |
| Oscillator operating frequency XTAL | ${ }^{\text {f }}$ XTAL | 10,16 | 11,2896 | 12,42 | MHz |
| VCO (PLL locked on to data) | ${ }^{\text {f Vco1 }}$ | 2,54 | 4,3218 | 6,21 | MHz |
| Output current (each output) | ${ }^{1} \mathrm{O}$ | -10 | - | + 10 | mA |
| Operating ambient temperature | $\mathrm{T}_{\mathrm{amb}}$ | -40 | - | + 85 | ${ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINES

SAA7310P : 40-lead DIL; plastic (SOT129).
SAA7310GP : 44-lead QFP; plastic (SOT205A).

Pins in parenthesis relate to 44-pin QFP package.
Fig. 1 Block diagram.


7295868

Fig. 2 (a) Block diagram of SAA7310 as used with SAA7320.

Fig. 2 (b) Block diagram of SAA7310 as used with SAA7220.

PINNING

| $A>1$ | U | 40 | DINT2 |
| :---: | :---: | :---: | :---: |
| A3 2 |  | 39 | WSAB |
| A2 3 |  | 38 | CLAB |
| A1 4 |  | 37 | DAAB |
| A0 5 |  | 36 | EFAB |
| A4 6 |  | 35 | SCAB |
| A5 ${ }^{7}$ |  | 34 | SDAB |
| A6 8 |  | 33 | SWAB/SSTM |
| $\overline{\mathrm{RAS}} 9$ |  | 32 | DEEM/DINT1 |
| $R / \bar{W} 10$ |  | 31 | OCL |
| MUTE 11 | SAA 7310 | 30 | QRA |
| D2 12 |  | 29 | adata |
| D1 13 |  | 28 | $\overline{\text { CRI }}$ |
| D3 14 |  | 27 | AM |
| $\overline{\mathrm{CAS}} 15$ |  | 26 | HFD |
| D4 16 |  | 25 | HFI |
| Msc 17 |  | 24 | FB |
| XTAL2 18 |  | 23 | $I_{\text {ref }}$ |
| XTAL1 19 |  | 22 | PD/OC |
| $v_{\text {SS }} 20$ |  | 21 | $V_{D D}$ |

Fig. 3 Pinning diagram; for 40-lead DIL package.

PINNING (continued)


Fig. 4 Pinning diagram; for 44-lead QFP package.

| Pin functions |  |  |  |
| :---: | :---: | :---: | :---: |
| pin no. |  | mneumonic | description |
| DIL | QFP |  |  |
| 1-8 | 7-14 | A0-A7 | Address: address outputs to external RAM. |
| 9 | 15 | $\overline{\text { RAS }}$ | Row Address Select: output to external RAM (4416) which uses multiplexed address inputs. |
| 10 | 16 | R/W | Read/Write: output signal to external RAM. |
| 11 | 18 | $\overline{\text { MUTE }}$ | Mute: input from the microprocessor. When mute is LOW the data output DAAB, pin 37 (2), is attenuated to zero in 15 successive divide-by- 2 steps. On the rising edge of mute the data output is incremented to the first 'good' value in 2 steps. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |
| 12-14 | 19-21 | D1-D3 | Data: data inputs/outputs to external RAM. |
| 15 | 22 | $\overline{\mathrm{CAS}}$ | Column Address Select: output signal to external RAM. |
| 16 | 23 | D4 | Data: data input/output to external RAM. |
| 17 | 24 | MSC | Motor Speed Control: open drain output which provides a pulse width modulated signal with a pulse rate of 88 kHz to control the rate of data entry. The duty factor varies from 1,6\% to $98,4 \%$ in 62 steps. <br> When a motor-start signal is detected via pin 33 (42) (SWAB/SSM) the duty factor is forced to $98,4 \%$ for 0,2 seconds followed by a normal calculated signal. After a motor-stop signal is detected the duty factor is forced to $1,6 \%$ for 0,2 seconds, followed by a continuous $50 \%$ duty factor. |
| 18 | 25 | XTAL2 | Crystal oscillator output: drive output to clock crystal ( $11,2896 \mathrm{MHz}$ typ.). |
| 19 | 26 | XTAL1 | Crystal oscillator input: input from crystal oscillator or slave clock. |
| 20 | 27 | $\mathrm{V}_{\text {SS }}$ | Ground: circuit earth potential. |
| 21 | 28 | VDD | Power Supply: positive supply voltage ( +5 V ). |
| 22 | 29 | PD/OC | Phase Detector output/ Oscillator Control input: outputs of the frequency detector and phase detector are summed internally, then filtered at this pin to provide the frequency control signal for the VCO. |
| 23 | 30 | Iref | Current reference: external reference input to the phase detector and data slicer. This input is required to minimize the spread in the charge pump output of the phase detector and data slicer. |
| 24 | 31 | FB | Feedback: output from the input data slicer. <br> This output is a current source of $100 \mu \mathrm{~A}$ (typ.) which changes polarity when the level detector input HFI at pin 25 (32) rises above the threshold voltage of 2 V (typ.). When a data run length violation is detected (e.g. during drop-out), or when HFD at pin 26 (34) is LOW, this output goes to a high impedance state. |


| Pin functions (continued) |  |  |  |
| :---: | :---: | :---: | :---: |
| DIL | QFP |  |  |
| 25 | 32 | HFI | High-Frequency Input: level detector input to the data slicer. A differential signal of between 0,5 and $2,5 \mathrm{~V}$ (peak-to-peak value) is required to drive the data slicer correctly. When a $T_{\max }$ violation is detected or when HFD is LOW, this input is biassed directly to its threshold voltage |
| 26 | 34 | HFD | High-Frequency Detector: when HIGH this input signal enables the frequency and phase detector inputs, also the feedback output (FB) from the data slicer. <br> An internal voltage clamp of 3 V (typ.) requires the HFD input to be fed via a high impedance. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |
| 27 | 35 | $\overline{A M}$ | Additional Mute: This pin is normally held HIGH. <br> Should track loss occur the pin should be taken LOW and then the data is forced LOW at the pre-FIFO stage. The muted data will then be corrected after de-interleaving. <br> Note With DINT2, DEEM/ $\overline{\text { DINT1 }}$, FB set to logic 0 and SDAB, SCAB set to logic 1 , this pin becomes the demodulator clock output (CEFM) of the SAA7210 (CD2A). |
| 28 | 36 | $\overline{\text { CRI }}$ | Counter Reset Inhibit: when LOW this input signal allows the divide-by- 588 master counter in the DEMOD timing to run-free. This input has an internal pull-up of $50 \mathrm{k} \Omega$ (typ.). |
| 29 | 37 | QDATA | Q-channel Data: this subcoding output is parity checked and changes in response to the Q -channel clock input (see subcooing microprocessor handshaking protocol). |
| 30 | 38 | QRA | Q-channel Request input/Acknowledge output: the output has an internal pull-up of nominally $10 \mathrm{k} \Omega$. (see subcoding microprocessor handshaking protocol). |
| 31 | 40 | OCL | Q-channel Clock: clock input generated by the microprocessor when it detects a QRA LOW signal. |
| 32 | 41 | DEEM/ $\overline{\text { DINT }} 1$ | De-emphasis output and data interpolated input: signal derived from one bit of the parity-checked O -channel and fed out via the debounce circuit in DEEM mode. When using the CD3A in a non-digital audio application this pin should be set HIGH (with DINT2 set LOW) to prevent data being interpolated. Note This pin should only be used in its input mode when DINT2 is LOW. |
| 33 | 42 | SWAB/SSM | Subcoding Word clock output and Start/Stop Motor input: open drain output which is sensed during each HIGH period and if externally forced LOW a motor-stop condition will be decoded and fed to the motor control logic circuit. When allowed to return HIGH, the motor will start. This open-drain output has an internal pull-up of $10 \mathrm{k} \Omega$ (typ.). |

Pin functions
pin no. mneumonic description bits, is output serially once per frame clocked by burst clock output SCAB (see Fig. 6).
3544 SCAB Subcoding Clock: a 10 -bit burst clock $2,8224 \mathrm{MHz}$ (typ.) output which is used to synchronize the subcoding data.
361 EFAB Error Flag: output from interpolation and mute circuit indicating unreliable data.
37 DAAB Data: this output together with its clock (CLAB) and word select (WSAB) outputs, conforms to the $I^{2} S$ bus format (see Fig. 7).
$38 \quad 3 \quad$ CLAB Clock: ${ }^{2}$ ² output.
39
4 WSAB
5 DINT2
Word Select: ${ }^{2}$ S output.
Data interpolated input: this pin should normally be set HIGH. When using the CD3A in a non-digital audio application this pin should be set LOW (with DEEM/DINT1 set HIGH) to prevent data being interpolated.
The following pins apply to the 44-pin OFP package only:

| - | 6 | TEST1 | Test output 1 |
| :--- | :--- | :--- | :--- |

$\begin{array}{llll}- & 17 & \text { TEST2 } & \text { Test output } 2\end{array}$

- 33 TEST3 Test output 3
$\begin{array}{llll}- & 39 & \text { TEST4 } & \text { Test output } 4\end{array}$


## Note to the pin functions

The pin sequence of the address outputs (A0-A7) and the data outputs (D1-D4) has been selected to be compatible with various dynamic $16 \mathrm{~K} \times 4$-bit RAMs including the 4416 .

## FUNCTIONAL DESCRIPTION

All references to pin numbers show the 40 -lead DIL pin first followed by the 40 -lead QFP pin in parenthesis.

## Demodulation

Data read from the disc is amplified and filtered externally and then converted into a clean digital signal by the data slicer. The data slicer is an adaptive level detector which relies on the nature of the eight-to-fourteen modulation system (EFM) to determine the optimum slicing level. When a signal drop-out is detected (via the HFD input, or internally when a data run length violation is detected) the feedback (FB) to the data slicer is disabled to stop drift of the slicing level.
Two frequency detectors, a phase detector and a voltage-controlled oscillator (VCO) form an internal phase-lock loop (PLL) system. The voltage-controlled oscillator (VCO) runs at the input data rate (typically at $4,3218 \mathrm{MHz}$ ), its frequency being dependent on the voltage at pin 22 (29) (PD/OC). One of the frequency detectors compares the VCO frequency with that of the crystal clock to provide coarse frequency-control signals which pull the VCO to within the capture range of fine frequency control. Signals for fine frequency control are provided by the second frequency detector which uses data run length violations to pull the VCO within the capture range of the PLL. When the system is phase-locked the frequency detector output stage is disabled via a lock indication signal. The VCO output provides the main demodulator clock signal which is compared with the incoming data in the phase detector. The output of the phase detector, which is combined internally with the frequency detector outputs at pin 22 (29), is a positive and negative current pulse with a net charge that is dependent on the phase error. The current amplitude is determined by the current source $I_{\text {ref }}$ connected to pin 23 (30).
The demodulator uses a double timing system to protect the EFM decoder from erroneous sync patterns in the data. The protected divide-by-588 master counter is reset only if a sync pattern occurs exactly one frame after a previous sync pattern (sync coincidence) or if the new sync pattern occurs within a safe window determined by the divide-by-588 master counter. If track jumping occurs the divide-by- 588 master counter is allowed to free-run to minimize interference to the motor speed controller; this is achieved by taking the CRI input at pin 28 (36) LOW to inhibit the reset signal.
The sync coincidence pulse is also used to reset the lock indication counter and disable the output from the fine frequency detector. If the system goes out of lock, the sync pulses cease and the lock indication counter counts frame periods. After 63 frame periods with no sync coincidence pulse, the lock indication counter enables the frequency detector output.
The EFM decoder converts each symbol (14 bits of disc data +3 merging bits) into one of 2568 -bit digital words which are then passed across the clock interface to the subcoding section. An additional output from the decoder senses one of two extra symbol patterns which indicate a subcoding frame sync. This signal together with a data strobe and two error flags are also passed across the clock interface. The error flags are derived from the HFD input and from detected run length violations.

Fig. 5 Data input signal.

DEVELOPMENT DATA

## FUNCTIONAL DESCRIPTION (continued)

## Subcoding

The subcoding section has four main functions

- Q-channel processor
- De-emphasis output
- Pause (P-bit) output
- Serial subcoding output

The Q-channel processor accumulates a subcoding word of 96 bits from the Q -bit of successive subcoding symbols, performs a cyclic redundancy check (CRC) using 16 bits and then outputs the remaining 80 bits to a microprocessor on an external clock. The de-emphasis signal (DEEM) is derived from one bit of the CRC-checked Q-channel. The DEEM output pin 32 (41) is additionally protected by a debounce circuit.
The P -bit from the subcoding symbol, also protected by a debounce circuit, is output via the serial subcoding signal (SDAB) at pin 34 (43). The protected timing used for the EFM decoder makes this output unreliable during track jumping.
The serial output consists of a burst of 10 bits of data clocked by a burst clock (SCAB). The 10 bits are made up from subcoding signal bits Q to W , the Q -channel parity check flag, a demodulator error flag and the subcoding sync signal. At the end of the clock burst this output delivers the debounced $P$-bit signal which can be read externally in the rising edge of SWAB at pin 33 (42); see Fig. 6.


Fig. 6 Typical subcoding waveform outputs.

## Pre-FIFO

The 10 bits ( 8 bits of symbol data +2 error flag bits) which are passed from the demodulator across the clock interface to the subcoding section are also fed to the pre-FIFO with the addition of two timing signals. These two timing signals indicate:
(1) That a new data symbol is valid
(2) Whether the new data symbol is the first symbol of a frame

The pre-FIFO stores up to 4 -symbols (including flags) and acts as a time buffer between data input and data output. Data passes into the pre-FIFO at the rate of 32 symbols per demodulator frame and the symbols are called from the pre-FIFO into RAM storage at the rate of 32 symbols per errorcorrection frame. The timing, organized by the master controller, allows up to 40 attempts to write 32 symbols into the RAM per error-correction frame. The 8 extra attempts allow for transient changes in clock frequency.

## Data control

This section controls the flow of data between the external RAM and the error corrector. Each symbol of data passes through the error corrector two times (correction processes C1 and C2) before entering the concealment section.

The RAM interface uses the full crystal frequency of $11,2 \mathrm{MHz}$ to determine the RAM access waveforms (the main clock for the system is $5,6 \mathrm{MHz}$ ). One RAM access (READ or WRITE) uses 12 crystal clock cycles which is approximately $1 \mu \mathrm{~s}$. The timing (see Fig. 8) is based upon the specification for the dynamic $16 \mathrm{~K} \times 4$-bit RAM (4416). This RAM requires multiplexed address signals and therefore, in each access cycle, a row address $\overline{\text { RAS }}$ pin 9 (15) is set up first and then three 4-bit nibbles are accessed using sequential column addresses $\overline{\mathrm{CAS}}$ pin 15 (22). As only 10 bits are used for each symbol (including flags), the fourth nibble is not accessible.
There are 4 different modes of RAM access:

- WRITE 1
- READ 1
- WRITE 2
- READ 2

During WRITE 1, data is taken from pre-FIFO at regular intervals and written into one half of the RAM. This half of the RAM acts as the main FIFO and has a capacity of up to 64 frames. During READ 1, the 32 symbols of the next frame due out are read from the FIFO. The numerical difference between the WRITE 1 and READ 1 addresses is used to control the speed of the disc drive motor.
When a frame of data has been read from the FIFO it is stored in a buffer RAM until it can be accepted by the CIRC error correction system. At this time the error correcting strategy of the CIRC decoder for the frame is determined by the flag processor. The frame for correction is then loaded into the decoder one symbol at a time and the 32 symbols from the previous correction are returned to the buffer RAM.
After the first correction (C1), only 28 of the symbols are required per frame. The symbols are stored in the buffer RAM together with new flags generated after the correction cycle by the flag updating logic. This partially-corrected frame is then passed to the external RAM by a WRITE 2 instruction. The de-interleaving process is carried out during this second passage through the external RAM. The WRITE 2 and READ 2 addresses for each symbol provide the correct delay of 108 frames for the first symbol and zero delay for the last symbol.
After execution of the READ 2 instruction, the frame of 28 symbols is again stored in the buffer RAM pending readiness of the CIRC decoder and calculation of decoding strategy. Following the second correction (C2), 24 symbols including unreliable data flags (URD) are stored in the buffer RAM and then output to the concealment section at regular intervals.

## Flag processing

Flag processing is carried out in two parts as follows:

- Flag strategy logic
- Flag updating logic.

While a frame of data from the external memory is being written into the buffer RAM, the error flags associated with that frame are counted. Two bits are used for the flags, thus 'good' data (flags $=00$ ) and three levels of error can be indicated.
The optimum strategy to be used by the CIRC error corrector is determined by the 2-bit flag information used by the flag strategy logic ROM in conjunction with its associated arithmetic unit (ALU). The flags for the C1 correction are generated in the demodulator and are based on detected signal drop-outs and data run length violations. Updating of the flags after C1 is dependent on the CIRC decoder correction of that frame. The updated flags are used to determine the C 2 strategy. After C 2 correction a single flag (URD) is generated to accompany the data into the concealment section.


## CIRC Decoding

Data on the compact disc is encoded according to a cross-interleaved Reed-Solomon code (CIRC) and this decoder exploits fully the error-correction capabilities of the code.

Decoding is performed in two cycles and in each cycle the CIRC decoder corrects data in accordance with the following formula:

$$
2 t+e=4
$$

Where:
$\mathrm{e}=$ the number of erasures (erroneous symbols whose position is known).
$t=$ allowed number of additional failures which the decoder program has to find.
The flag processor points to the erasure symbols and tells the CIRC decoder how many additional failures are allowed. If the error corrector is presented with more than the maximum it will stop and flag all symbols as unreliable.

The CIRC decoder is comprised of two sections:

## Syndrome formation

Four correction syndromes are calculated while the frame of data is being written into a symbol memory. From these syndromes errors can be detected and corrected.

## Microcoded correction processing

The processor uses an Arithmetic Logic Unit (ALU) which includes a multiplier based on logarithms. The correction algorithm follows the microcode program stored in a ROM.

## Concealment

This section combines 8 -bit data symbols into left and right stereo channels. Each channel has a 16 -bit capacity and holds two symbols (a stereo sample). The channels operate independently. A concealment operation is performed when a URD flag accompanies either symbol in a stereo sample. If a single erroneous sample is flagged between two 'good' samples then linear interpolation is used to replace the erroneous value. If two or more successive samples are flagged, a sample and hold is applied and the last of the erroneous samples is interpolated to a value between that of the hold and that of the following 'good' sample.
When using the CD3A in a non-digital audio application, pins DINT2 and DEEM/ $\overline{\text { DINT1 }}$ should be set to logic 0 and logic 1 respectively. The URD flag will then be disabled to prevent data being interpolated.
If MUTE is requested, the data in each channel is attenuated to zero in 15 successive divide-by-two steps. At the end of a mute period the output is incremented to the first 'good' value in two steps using the interpolator.

All erroneous data supplied to the concealment section continues to be flagged when it is output to the SAA7220 where it receives additional and more efficient concealment (see Fig. 9).

## FUNCTIONAL DESCRIPTION (continued)



Fig. 9 The SAA7220 can make an 8-sample linear interpolation, the SAA7310 a hold and single-sample interpolation. When interpolating more than 8 samples, a hold function operates in the SAA7220 before the interpolation.

## Non-digital audio applications

The CD3A contains a special mode for non-digital applications such as CD-ROM and CD-I. In this mode the concealment section is not allowed to operate. The flagged output words of the error correction circuit are passed to the output DAAB without being affected by the interpolation circuit. The EFAB output signal indicates unreliable output words on a sample basis when one or both bytes in a sample are unreliable. This is necessary as the CD-ROM/CD-I player performs its own error correction strategy on the data. The level of data integrity has to be much higher to ensure no errors occur in text or numerical information.

Specifications of CD-ROM and CD-I modes are available on request.
Motor speed control (see Fig. 10)
The motor speed control (MSC) output from pin 17 (24) is a pulse-width modulated signal. The duty factor of the pulse-width modulation is calculated from the difference in numerical value between the WRITE 1 and READ 1 addresses, the difference being nominally half of the FIFO space. The calculation is performed at a rate of $88,2 \mathrm{kHz}$.
The duty factor of MSC varies in 62 steps from 1,6\% (FIFO full) to $98,4 \%$ (FIFO empty). When a motor-start signal is detected (via SWAB/SSM) the duty factor is forced to $98,4 \%$ for 0,2 seconds followed by a normal, calculated signal. After a motor-stop signal is detected the duty factor is forced to $1,6 \%$ for 0,2 seconds followed by a continuous $50 \%$ duty factor. A change in motor start/stop status occurring within the 0,2 second periods overrides the previous condition and resets the data control timer.

## Track loss correction

The CD3A also incorporates a function to provide extra correction during track loss. Should track loss occur, the additional mute pin ( $\overline{\mathrm{AM}}$ ) should be taken LOW, which forces the data LOW at the pre-FIFO stage. This muted data is then corrected after de-interleaving. This function is particularly useful for applications where mechanical shock is likely to occur.


Fig. 10 Motor speed control.

## CD2A replacement

The CD3A can become a direct replacement for the CD2A by externally connecting pin 21 to $V_{D D}$ and modifying the PLL peripheral components (see Fig. 12).

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage, pin 21 (28) | $V_{\text {DD }}$ | -0,5 | +6,5 | V |
| Maximum input voltage | $V_{1}$ | -0,5 | $V_{D D}+0,5$ | V |
| Input current, pin 23 (30) | 11 | - | 5 | mA |
| Maximum output voltage MSC, ORA, SWAB/SSM | $\mathrm{V}_{0}$ | -0,5 | +6,5 | V |
| Output current (each output) | 10 | - | $\pm 10$ | mA |
| DC V ${ }_{\text {SS }}$ or $\mathrm{V}_{\text {DD }}$ current | IDD or ISS | - | $\pm 100$ | mA |
| DC input diode current | lik | - | $\pm 20$ | mA |
| DC output diode current | IOK | - | $\pm 20$ | mA |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature range | Tamb | -40 | + 85 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic handling* | $\mathrm{V}_{\text {es }}$ | -1000 | + 1000 | V |



Purchase of Philips' $1^{2} S$ components conveys a license under the Philips' $I^{2} S$ patent to use the components in the $I^{2} S$-system provided the system conforms to the $I^{2} S$ specification defined by Philips.

Detailed information on the $I^{2} \mathrm{~S}$ bus specification is available on request.

Supply of this Compact Disc IC does not convey an implied licence under any patent right to use this IC in any Compact Disc application.

* Equivalent to discharging a 100 pF capacitor through a $1,5 \mathrm{k} \Omega$ series resistor with a rise time of 15 ns .


## CHARACTERISTICS

$V_{D D}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min . | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply <br> Supply voltage, pin 21 (28) <br> Supply current, pin 21 (28) |  |  |  |  |  |  |
|  |  | VDD | 4,5 | 5,0 | 5,5 | V |
|  |  | IDD | - | 35 | 50 | mA |
| Inputs |  |  |  |  |  |  |
| D1 - D4, QCL, $\overline{A M}$, |  |  |  |  |  |  |
| DEEM/ $\overline{\text { DINT1 }}$, DINT2 |  |  |  |  |  |  |
| Input voltage LOW | note 1 | $V_{\text {IL }}$ | -0,3 | - | + 0,8 | v |
| Input voltage HIGH | note 1 | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Input leakage current | note 2 | ILI | -10 | - | +10 | $\mu \mathrm{A}$ |
| Input capacitance <br> $\overline{\text { MUTE, }} \overline{\mathrm{CRI}}$ |  | $C_{1}$ | - | - | 10 | pF |
| Input voltage LOW | note 1 | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | v |
| Input voltage HIGH | note 1 | $V_{\text {IH }}$ | 2,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Internal pull-up impedance | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $\left\|Z_{1}\right\|$ | 18 | 50 | 110 | $\mathrm{k} \Omega$ |
| Input capacitance |  | $\mathrm{Cl}_{1}$ | - | - | 10 | pF |
| ORA, SWAB/SSM |  |  |  |  |  |  |
| Input voltage LOW | note 1 | $\mathrm{V}_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voitage HIGH | note 1 | $\mathrm{V}_{\text {IH }}$ | 2,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Input capacitance |  | $\mathrm{Cl}_{1}$ | - | - | 10 | pF |
| Internal pull-up impedance HFD | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $\left\|Z_{1}\right\|$ | 3,9 | 10 | 18 | k $\Omega$ |
| Input voltage LOW |  | $V_{\text {IL }}$ | -0,3 | - | +0,8 | V |
| Input voltage HIGH |  | $V_{\text {IH }}$ | 2,0 | - | clamped | V |
| Input clamping voltage | $\mathrm{I}_{1}=100 \mu \mathrm{~A}$ | $V_{C L}$ | 2,0 | 3,0 | 4,5 | V |
| Input source current |  | Is | -100 | - | 100 | $\mu \mathrm{A}$ |
| Input capacitance |  | $\mathrm{C}_{1}$ | - | - | 10 | pF |
| Internall pull-up impedance | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $\left\|Z_{1}\right\|$ | 18 | 50 | 110 | $\mathrm{k} \Omega$ |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Outputs |  |  |  |  |  |  |
| A0-A7, R/W, D1-D4, $\overline{\mathrm{CAS}}, \overline{\mathrm{RAS}}$, |  |  |  |  |  |  |
| QDATA, DEEM/ $\overline{\text { DINT1 }}$, SDAB, SCAB, |  |  |  |  |  |  |
| EFAB, DAAB, CLAB, WSAB, |  |  |  |  |  |  |
| TEST1, TEST2, TEST3, TEST4 |  |  |  |  |  |  |
| Output voltage LOW | $-^{-1} \mathrm{OL}=1,6 \mathrm{~mA}$ | VOL | 0 | - | 0,4 | $\checkmark$ |
| Output voltage HIGH | $\mathrm{I}_{\mathrm{OH}}=0,2 \mathrm{~mA}$ | VOH | 3,0 | - | $V_{\text {DD }}$ | V |
| Load capacitance |  | $C_{L}$ | - | - | 50 | pF |
| Leakage current | note 2 | ILO | -10 | - | + 10 | $\mu \mathrm{A}$ |
| MSC (open drain) |  |  |  |  |  |  |
| Output voltage LOW | $-\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ | $\mathrm{V}_{\text {OL }}$ | 0 | - | 0,35 | V |
| Load capacitance |  | $C_{L}$ | - | - | 50 | pF |
| Leakage current | note 2 | ILO | -10 | - | + 10 | $\mu \mathrm{A}$ |
| SWAB/SSM, QRA (open drain) |  |  |  |  |  |  |
| Output voltage LOW | $-^{-1} \mathrm{OL}=1,6 \mathrm{~mA}$ | VOL | 0 | - | 0,4 | V |
| Load capacitance |  | $C_{L}$ | - | - | 50 | pF |
| Internal load resistance |  | $\mathrm{R}_{\mathrm{L}}$ | 3,9 | 10 | 18 | $k \Omega$ |
| ANALOGUE CIRCUITS |  |  |  |  |  |  |
| Data slicer (see Fig. 11) |  |  |  |  |  |  |
| Input HFI |  |  |  |  |  |  |
| AC input voltage range (peak-to-peak value) |  | $V_{1(p-p)}$ | 0,5 | - | 2,5 | V |
| Input impedance normal (HFD HIGH) |  | $\left\|Z_{1}\right\|$ | 500 | - | - | k $\Omega$ |
| disabled (HFD LOW) |  | $\left\|Z_{1}\right\|$ | 50 | 100 | 200 | $k \Omega$ |
| Input capacitance |  | $C_{1}$ | - | - | 10 | pF |
| Output FB |  |  |  |  |  |  |
| Output current | $\mathrm{V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 10 | $\begin{array}{\|l\|l\|} I_{\text {ref }} / 5 \\ -20 \% \end{array}$ | Iref/5 | $\begin{aligned} & I_{\text {ref }} / 5 \\ & +20 \% \end{aligned}$ | $\mu \mathrm{A}$ |



* Value to be fixed.

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slave clock mode | see Fig. 15 |  |  |  |  |  |
| Input voltage (peak-to-peak value) |  | $V_{1(p-p)}$ | 3,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Input voltage LOW | note 1 | $V_{\text {IL }}$ | -0,3 | - | 0,8 | V |
| Input voltage HIGH | note 1 | $\mathrm{V}_{\text {IH }}$ | 2,4 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Input rise time | note 5 | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Input fall time | note 5 | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Input HIGH time (relative to clock period) | at $1,5 \mathrm{~V}$ | ${ }^{\text {tHIGH }}$ | 45 | - | 55 | \% |
| TIMING |  |  |  |  |  |  |
| Operating frequency (XTAL) |  | ${ }^{\text {f }}$ ¢TAL | 10,16 | 11,2896 | 12,42 | MHz |
| Operating frequency (VCO) | PLL locked on to data | ${ }^{\text {fVco1 }}$ | 2,54 | 4,3218 | 6,21 | MHz |
| Operating frequency (VCO) | VCO absolute limits; PLL not locked on to data | fVCO2 | 2 | - | 7,5 | MHz |
| Outputs | Figs. 16 and 17 |  |  |  |  |  |
| CEFM | note 6 |  |  |  |  |  |
| Output rise time |  | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Output HIGH time |  | tHIGH | 50 | - | - | ns |
| DAAB, CLAB, WSAB, EFAB ( $I^{2} S$ format) | note 6 |  |  |  |  |  |
| Output rise time |  | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| DAAB, WSAB, EFAB to CLAB |  |  |  |  |  |  |
| Data set-up time |  | tSU; DAT | 100 | - | - | ns |
| CLAB to DAAB, WSAB, EFAB |  |  |  |  |  |  |
| Data hold time |  | thD; DAT | 100 | - | - | ns |
| SDAB, SCAB, DEEM (subcoding outputs) | note 6 |  |  |  |  |  |
| Output rise time |  | $\mathrm{tr}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| SDAB to SCAB |  |  |  |  |  |  |
| Subcoding data set-up time |  | ${ }^{\text {t SU; SDAT }}$ | 100 | - | - | ns |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCAB to SDAB <br> Subcoding data hold time <br> SWAB/SSM <br> Output rise time <br> Output fall time <br> Output duty factor <br> O-channel I/O <br> QRA, QCL, QDATA <br> Access time normal mode refresh mode <br> OCL to QRA acknowledge delay request hold time OCL clock input LOW time QCL clock input HIGH time OCL to ODATA delay time <br> Data hold time before new frame is accessed <br> Acknowledge time | note 6 Figs 18 and 19 note 7 |  | $\left\lvert\, \begin{aligned} & 100 \\ & - \\ & - \\ & - \\ & \\ & 0 \\ & 13,3 \\ & - \\ & 750 \\ & 750 \\ & 750 \\ & - \\ & 2,3 \end{aligned}\right.$ | - | $13,3+n \times 13,3$ $n \times 13,3$ <br> 500 <br> - <br> - <br> - <br> 750 <br> - <br> 10,8 | ns <br> ns <br> ns <br> \% <br> ms <br> ms <br> ns <br> ns <br> ns <br> ns <br> ns <br> ms <br> ms |

## Notes to the characteristics

1. Minimum $V_{I L}$, maximum $V_{I H}$ are peak values to allow for transients.
2. $\mathrm{I}_{\mathrm{LI}(\min )}$ and $\mathrm{I}_{\mathrm{LO}(\min )}$ measured at $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}_{\text {; }} \mathrm{I}_{\mathrm{LI}(\max )}$ and $\mathrm{I}_{\mathrm{LO}(\max )}$ measured at $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$.
3. $1 \mathrm{rad}=\frac{180^{\circ}}{(3,14)}$.
4. Coarse frequency detector output PD/OC active for VCO frequencies
$>\frac{{ }^{\text {XXTAL }}}{2}$ and $<\frac{{ }^{\text {fXTAL }}}{4}$.
5. Reference levels $=0,5 \mathrm{~V}$ and $2,5 \mathrm{~V}$.
6. Output rise and fall times measured with load capacitance $\left(C_{L}\right)=50 \mathrm{pF}$.
7. Q-channel access times dependent on cyclic redundancy check (CRC); $\mathrm{n}=$ number of cycles until CRC is 'good'.


Fig. 11 Data slicer HFI input.


Fig. 13 Iref circuit.


Fig. 12 PLL circuit.


Fig. 14 Crystal oscillator circuit; using crystal type: 432214305031.


Fig. 15 Input clock timing diagram; reference levels $0,5 \mathrm{~V}, 1,5 \mathrm{~V}$ and $2,5 \mathrm{~V}$.


Fig. 16 Typical $I^{2} \mathrm{~S}$ data output waveforms; reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.


Fig. 17 Typical subcoding data output waveforms; reference levels for $\operatorname{SCAB}$ and $\operatorname{SDAB}=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$; reference levels for $\mathrm{SWAB}=0,8 \mathrm{~V}$ and $4,0 \mathrm{~V}$.


7295877
Fig. 18 Q-channel timing waveforms (normal mode).


Fig. 19 O-channel timing waveforms (refresh mode).

## APPLICATION INFORMATION

## EFM Encoding system

The Eight-to-Fourteen Modulation (EFM) code used in the Compact Disc Digital Audio system is designed to restrict the bandwidth of the data on the disc and to present a DC free signal to the demodulator. In this modulation system the data run length between transitions is $\geqslant 3$ clock periods and $\leqslant 11$ clock periods. The number of bits per symbol is 17 , including three merging and low frequency suppression bits which also assist in the removal of the DC content.
The conversion from 8 -bit, non-return-to-zero (NRZ) symbols to equivalent 14 -bit code words is shown in Table 2. C1 is the first bit of a 14-bit code word read from the disc and D1 is the Most Significant Bit (MSB) of the data sent to the error corrector. The 14 -bit code words are given in NRZ-I representation in which a logic 1 means a transition at the beginning of that bit from HIGH-to-LOW or LOW-to-HIGH (see Fig. 20).


Fig. 20 Non Return to Zero (NRZ) representation.
The codes shown in Table 2 cover the normal 256 possibilities for an 8 -bit data symbol. There are other combinations of 14 -bit codes which, although they obey the EFM rules for maximum and minimum run length ( $T_{\max }, T_{\min }$ ), produce unspecified data output symbols. Two of these extra codes are used in the subcoding data to define a subcoding frame sync and are as shown in Table 1.

Table 1 Codes used to define subcoding frame sync

| 8-bit NRZ data symbol |  |  |  |  |  |  |  | 14-bit equivalent code word |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | C1 | C2 | C3 | C4 | C5 | C6 | C7 | C8 | C9 | C10 | C11 | C12 | C13 | C14 |
| x | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| x | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| P | 0 | R | S | T | U | V | W |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Where: $\mathrm{X}=$ don't care state.
When a subcoding frame sync is detected the P-bit (Pause-bit) of the data is ignored by the debounce circuitry. The remaining bits ( O to W ) are not specified in the system but always appear at the serial output as shown in Table 1.
APPLICATION INFORMATION (continued)
Table 2 EFM code conversion

|  | - - - - - - - - - - -  0 0 0 0 0 0 0 <br> 0 0 0 0 0 0 0 0 0 0 0  - - - - - - - <br> 0 0 0 0 0 0 0 0 0 0 0  0 0 0 0 0 0 0 <br> 0 0                  <br> 0 0 0 0 0 0 0 0 0 0 0  0 0 0 0 0 0 0 <br> 0 0 0 0 0 0 0 0 0 0 0  - - - - - - - <br> - - - - - - - - 0 0 0  0 0 0 0 0 0 0 <br> 0 0 0 0 0 0 0 0 0 0 0         <br> 0 0 0 0 0 0 0 0 - - - 0 0 0 0 0 0 0 0 <br> 0 0 0 0 0 0 0 0 0           <br> 0 - 0 0 - 0 0 - 0 0 0  0 0 0 0 0 0 0 <br> - 0 0 - 0 0 0 0 - 0 0 - 0 0 - 0 - 0 0 <br> 0 0 - 0 0 0 - 0 0 0 - 0 0 - 0 0 0 - 0 <br> 0 0 0 0 0 0 0 - 0 0 0 0 0 0 0 0 0 0 - <br> - 0 0 0 - 0 0 0 - 0 0 - 0 0 0 - 0 0 0 <br> 0 - - - 0 0 0 0 0 - - 0 - - - 0 0 0 0 |
| :---: | :---: |
|  |  |
| < |  |
| $\stackrel{J}{U}$ <br> $\bar{J}$ |  |
|  | 0 - 0 - 0 - 0 - 0 - 0  0 - 0 - 0 - 0 <br> 0 0 - - 0 0 - - 0 0 -  0 - - 0 0 - - <br> 0 0 0 0 - - - - 0 0 0  0 0 0 0 - - - <br> 0 0 0 0 0 0 0 0 - - - - - - - - - - - <br> 0 0 0 0 0 0 0 0 0 0 0  - - - - - - - <br> 0 0 0 0 0 0 0 0 0 0 0  - - - - - - - <br> 0 0 0 0 0 0 0 0 0 0 0  - - - - - - - <br> 0 0 0 0 0 0 0 0 0 0 0  0 0 0 0 0 0 0 |
| i |  |

Subcoding microprocessor handshaking protocol (see Figs. 18, 19 and 21)
The ORA line is normally held LOW by the microprocessor.
When the microprocessor needs data (Request) it releases the QRA line and allows it to be pulled HIGH by the pull-up resistor in the SAA7310.
The SAA7310 is continuously collecting Q-channel data and when it detects that QRA is HIGH it holds the first frame of Q -channel data for which the Cyclic Redundancy Check (CRC) is 'good'. Then the SAA7310 pulls QRA LOW to tell the microprocessor that the data is ready (Acknowledge) and enables the QDATA output.
When the microprocessor detects a ORA LOW signal it generates a clock signal (OCL) to shift the data out from the SAA7310 to the microprocessor via the QDATA output. The first negative edge of QCL also resets the acknowlegde signal and thus releases the ORA line.
As soon as the microprocessor has received sufficient data (not necessarily 80 bits) it pulls the QRA line LOW again. The SAA7310 now disabled the QDATA output and resumes collecting new $Q$-channel data.
If the microprocessor does not generate a QCL signal within $10,8 \mathrm{~ms}$ from the start of the acknowledge (QRA LOW), the SAA7310 resets the acknowledge signal and allows the QRA line to go HIGH again. The microprocessor still has $2,3 \mathrm{~ms}$ to accept the data, which allows for a long propagation delay in the microprocessor. After a further $13,33 \mathrm{~ms}$ the SAA7310 will have received a new frame of Q -channel data and, provided the CRC is 'good', will give a fresh acknowledge signal. This refreshing process is repeated until the microprocessor accepts the data or stops the request.
When the microprocessor has a requirement to hold the data for a long period before acceptance, it prevents the refreshing process by setting OCL LOW after any acknowledge signal.


Fig. 21 Microprocessor handshaking protocol.

## STEREO CMOS DAC FOR COMPACT DISC DIGITAL AUDIO SYSTEMS

## GENERAL DESCRIPTION

The SAA 7320 (DAC3) is a complete monolithic stereo CMOS 16 -bit input digital-to-analogue converter designed for application in low/mid-cost portable compact disc systems.

## Features

- $I^{2}$ S data input
- 3-stage digital filter incorporating F.I.R. filter, linear interpolator and sample and hold
- 2nd order noise shaper to provide a signal-to-noise ratio of $>90 \mathrm{~dB}$
- 16-bit resolution from a 1-bit converter, using switched capacitor integrator
- 3rd order low-pass filter to reduce out-of-band noise
-     - 12 dB attenuation, de-emphasis and mute control
- Low power consumption (typ. 300 mW )
- Single supply operation (+5 V)
- -40 to $+85^{\circ} \mathrm{C}$ operating temperature range


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (analogue) |  | V DDA | 4,5 | 5,0 | 5,5 | V |
| Supply current (analogue) |  | IDDA | - | 20 | * | mA |
| Supply voltage (digital) |  | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | $\checkmark$ |
| Supply current (digital) |  | ${ }^{\text {I D D }}$ | - | 40 | * | mA |
| Signal-to-noise ratio at the analogue outputs | 0 dB input | S/N | - | 90 | - | dB |
| Input voltage ranges WSI, CLI, DAI, DEC, ATT |  |  |  |  |  |  |
| Input voltage LOW | note 6 | $V_{\text {IL }}$ | 0 | - | +0,8 | V |
| Input voltage HIGH | note 6 | $V_{I H}$ | 2,0 | - | $\mathrm{V}_{\mathrm{DD}}+0,5$ | V |
| Output voltage ranges WSO, CLO, DAO, XSYS, |  |  |  |  |  |  |
| Output voltage LOW | note 6 | $\mathrm{V}_{\text {OL }}$ | 0 | - | +0,4 | V |
| Output voltage HIGH | note 6 | $\mathrm{V}_{\mathrm{OH}}$ | 2,4 | - | $\mathrm{V}_{\text {DD }}+0,5$ | V |
| Operating frequency XTAL |  | ${ }^{\text {f X }}$ TAL | 8,0 | 11,2896 | 12,3 | MHz |
| Operating ambient temperature range |  | $\mathrm{T}_{\mathrm{amb}}$ | -40 | - | + 85 | ${ }^{\circ} \mathrm{C}$ |

[^14]For explanation of notes see "Notes to the characteristics".

## PACKAGE OUTLINE

SAA7320GP: 44-lead QFP; plastic (SOT205A).

Fig. 1 Block diagram.

## PINNING



Fig. 2 Pinning diagram.

## Pin functions

| pin no. | mnemonic | description |
| :---: | :---: | :---: |
| 1 | CDR | Capacitor Damping Right: damping capacitor for the right channel switchedcapacitor integrator. |
| 2 | DER | De-emphasis Right: connection to the de-emphasis switch in the feedback of the right channel integrator. |
| 3 | $V_{\text {refR }}$ | Reference voltage Right: reference voltage input for the analogue right channel ground (+ 2,5 V typ.). |
| 4 | VSSAR | Ground: ground connection for the analogue right channel. |
| 5 | $V_{\text {SSA }}$ | Ground: ground connection for logic in the analogue section. |
| 6 | $\mathrm{V}_{\text {SSAL }}$ | Ground: ground connection for the analogue left channel. |
| 7 | $V_{\text {refL }}$ | Reference voltage Left: reference voltage input for the analogue left channel ground (+ $2,5 \mathrm{~V}$ typ.). |
| 8 | DEL | De-emphasis Left: connection to the de-emphasis switch in the feedback of the left channel integrator. |
| 9 | CDL | Capacitor Damping Left: damping capacitor for the left channel switchedcapacitor integrator. |
| 10 | INTL | Integrator Left: output from the left channel switched-capacitor integrator. |
| 11 | VDDAL | Power Supply: +5 V supply voltage for the analogue left channel. |
| 12 | OALI- | Operational Amplifier Left Input -: inverting input to the left channel low-pass filter operational amplifier. |
| 13 | OALI+ | Operational Amplifier Left Input +: non-inverting input to the left channel low-pass filter operational amplifier. |
| 14 | OALO | Operational Amplifier Left Output: output from the left channel operational amplifier. |
| 15 | $V_{\text {DDref }}$ | Power Supply: +5 V supply voltage for the reference voltage generator. |
| 16 | VRO | Reference Voltage Output: internal reference voltage output (+2,5 V typ.). |
| 17 | VRC | Reference Voltage Capacitor: internal reference voltage high impedance node requiring an external smoothing capacitor. |
| 18 | TEST4 | Test output 4: pin should be left open-circuit. |
| 19 | DAO | $1^{2} S$ Serial Data Output: is a 16 -bit linear two's-complement PCM signal at a data rate of $176,4 \mathrm{kHz}$ (typ.) formatted in accordance with $1^{2} \mathrm{~S}$. After $4 x$ upsampling by the digital filter this signal is output so that an external DAC could be used; combined with CLO and WSO it can be considered as a master transmitter. |
| 20 | CLO | $1^{2}$ S Serial bit Clock Output: $\mathrm{f}_{\text {CLO }}=5,6448 \mathrm{MHz}$ typ. |
| 21 | wSo | $1^{2}$ S Word Select Output: $176,4 \mathrm{kHz}$ typ. |
| 22 | VDD1 | Power supply: +5 V supply voltage for the digital section. |
| 23 | VDD2 | Power Supply: + 5 V supply voltage for the crystal oscillator. |
| 24 | XTAL2 | Crystal oscillator output: drive output to clock crystal. |
| 25 | XTAL1 | Crystal oscillator input: input from crystal oscillator or external clock input ( $11,2896 \mathrm{MHz}$ typ.). |
| 26 | XSYS | System clock output: buffered output from crystal oscillator |
| 27, 28 | VSS | Ground: ground connection for the digital section. |



## FUNCTIONAL DESCRIPTION

## General

The SAA7320 CMOS DAC heavily oversamples to several MHz ( $256 \times$ the sampling frequency, fs), so that the band-limiting filters required for waveform smoothing and out-of-band noise reduction are mainly digital. In addition to the digital filters the circuit contains active components for analogue post filtering. In most applications very few external components are required. An output after the $4 \times$ upsampling filter allows the circuit to be used as an interface between the decoder and external DAC in high-performance compact disc systems. The SAA 7320 requires only one +5 V supply; the required reference voltage is generated internally.
Separate supply pins for each of the 1-bit DACs achieves high performance signal-to-noise ratio and channel separation.
There is no phase delay between the two analogue outputs despite the fact that the upsampling filter structure is multiplexed between the two data channels.

## Oversampling digital filter

This is a 3-stage digital filter.

- The first stage provides $4 \times$ oversampling to $176,4 \mathrm{kHz}$ using a 128-tap F.I.R. low pass filter. Data is stored in a cyclic RAM, the filter coefficients in a ROM and the convolutions are performed using an array multiplier.
- The second stage is a $32 \times$ oversampling linear interpolator.
- The third stage provides $2 \times$ upsampling using a sample and hold, giving a total of $256 \times$ upsampling $(11,2896 \mathrm{MHz})$.
The first stage oversamples to $176,4 \mathrm{kHz}$ with a band-pass ripple of $\pm 0,035 \mathrm{~dB}$ and a stop-band attenuation of -60 dB above $24,2 \mathrm{kHz}$. It also contains frequency response compensation for the interpolator/analogue post-filtering roll-off and coefficient scaling to prevent overflow in the noise shaper.
The characteristics of the F.I.R. filter are shown in Fig. 8.


## Switched-capacitor DAC

The digital-to-analogue conversion is achieved with a 1-bit DAC oversampled to 256 fs with second-order noise shaping performed digitally to give a 1 -bit Pulse Density Modulated (PDM) code with a signal-tonoise ratio of $>90 \mathrm{~dB}$. Integral with the actual 1-bit converter is a first-order low-pass filtering action which reduces the total HF noise power.
A switched capacitor technique is used for the 1-bit DAC which converts the PDM stream to an analogue signal with a signal-to-noise ratio of $>90 \mathrm{~dB}$. A fixed charge is either added or substracted from the virtual earth node of a first-order filter. As this output is a continuous time output a highly symmetrical operational amplifier is used to give a low distortion figure. The output slew rate of this filter is chosen so that the operational amplifier always remains within its high gain linear region.
An internally generated out-of-band dither signal is used to suppress audible idling patterns in the noise shaper at low signal levels. This signal is injected digitally into the $\times 32$ upsampling interpolator at a frequency 352 kHz and a level of -20 dB .

FUNCTIONAL DESCRIPTION (continued)

## Attenuation

Attenuation is controlled by the $\overline{\text { ATT }}$ input at pin 36 . This input will allow an attenuation of the analogue output amplitude by -12 dB during track search.

## De-emphasis and low-pass filter

Extra on-chip analogue circuitry provides post filtering:

- Input DEC (pin 34) switches an extra external capacitor network into both the left and right channel analogue integrator feedback to control roll-off.
Output from the right channel switched-capacitor integrator (INTR) is available at pin 44 . Output from the left channel switched-capacitor integrator (INTL) is available at pin 10.
- A low-pass filter, for further attenuation of out-of-band noise, can be constructed using the internal CMOS operational amplifiers. The digital filter contains compensation for a third-order Butterworth filter with a -3 dB cut-off at 60 kHz .


## $1^{2} S$ serial interface

The SAA7230 has two $1^{2}$ S ports incorporated; DAI (pin 32) and DAO (pin 19).

- DAI receives data from the Compact Disc decoder IC (or any 16 -bit $44,1 \mathrm{kHz} \mathrm{I}^{2} \mathrm{~S}$ source).
- DAO transmits the $4 \times$ oversampled data to an external DAC.

The 'slave' receiver requires a serial bit clock input (CLI; pin 31) and a word select input (WSI ; pin 30). To ensure that the filter is 'in-phase' with the input, the main timing chain is automatically synchronized to the incoming word select signal. The frequency of the data must also be synchronized to the filter by:

- the source supplying the $11,2896 \mathrm{MHz}$ system clock via crystal oscillator input (XTAL1; pin 25).
or
- SAA7320 supplying the system clock to the source via XSYS (pin 26).

The SAA 7320 will use only the 16 most significant bits of input data even though the $I^{2} S$ format allows a variable word length (see Fig. 4).
The 'master' transmitter supplies bit clock, word select and data signals at twice the frequency of the receiver to allow for the $4 \times$ upsampling. Therefore all 16 bit positions are used.

## Conversion path

The SAA7320 data conversion path is shown in Fig. 3. As both paths are identical only one path is shown. The data flow is in a serial format up to the linear interpolator stage and then separated into two channels.

## CD3A application

A system application diagram of the CD3A with the DAC3 is shown in Fig. 9.


Purchase of Philips $I^{2} S$ components conveys a license under the Philips' $\left.\right|^{2} S$ patent to use the components in the $I^{2} S$-system provided the system conforms to the $I^{2} S$ specification defined by Philips.

Detailed information on the $I^{2} \mathrm{C}$ bus specification is available on request.


Fig. 3 Flow diagram of SAA7320 data conversion path (one channel).

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- |
| Supply voltage* | $\mathrm{V}_{\mathrm{DDA}}$ | $-0,5$ | $+6,5$ | V |
| DC input voltage | $\mathrm{V}_{\mathrm{I}}$ | $-0,5$ | $\mathrm{~V}_{\mathrm{DD}}+0,5$ | V |
| DC input diode current | $\mathrm{I}_{\mathrm{K}}$ | - | $\pm 20$ | mA |
| DC output voltage | $\mathrm{V}_{\mathrm{O}}$ | $-0,5$ | $\mathrm{~V}_{\mathrm{DD}}+0,5$ | V |
| DC output source or sink current | $\mathrm{I}_{\mathrm{O}}$ | - | $\pm 25$ | mA |
| $\mathrm{DC} \mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\text {SS }}$ current (total) | $\mathrm{I}_{\mathrm{DD}}$ or $\mathrm{I}_{\mathrm{SS}}$ | - | $\pm 0,5$ | A |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | $\mathrm{o}_{\mathrm{C}}$ |
| Operating ambient temperature range | $\mathrm{T}_{\mathrm{amb}}$ | -40 | +85 | $\mathrm{o}_{\mathrm{C}}$ |
| Electrostatic handling** | $\mathrm{V}_{\mathrm{es}}$ | -1000 | +1000 | V |

* All $V_{D D}$ and $V_{\text {SS }}$ pins must be connected externally to the same power supply unit.
** Equivalent to discharging a 100 pF capacitor through a $1,5 \mathrm{k} \Omega$ series resistor with a rise time of 15 ns .


## CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=4,5$ to $5,5 \mathrm{~V} ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage (analogue) |  | $V_{\text {DDA }}$ | 4,5 | 5,0 | 5,5 |  |
| Supply current (analogue) |  | IDDA | - | 20 | * | mA |
| Supply voltage (digital) |  | $V_{\text {DD }}$ | 4,5 | 5,0 | 5,5 | V |
| Supply current (digital) |  | ${ }^{\text {I D D }}$ | - | 40 | * | mA |
| ANALOGUE PART |  |  |  |  |  |  |
| Reference voltage source |  |  |  |  |  |  |
| VRO; VRC |  |  |  |  |  |  |
| High impedance reference voltage level |  | $V_{\text {refC }}$ | $0,45 \mathrm{~V}_{\mathrm{DD}}$ | $0,5 \mathrm{~V}_{\mathrm{DD}}$ | $0,55 V_{\text {DD }}$ | V |
| Output reference voltage relative to VRC |  | $\Delta V_{\text {refO }}$ | -10 | 0 | + 10 | mV |
| Reference voltage output impedance |  | $\left\|Z_{\text {refo }}\right\|$ | - | 2 |  | $\Omega$ |
| Reference voltage inputs |  |  |  |  |  |  |
| $V_{\text {refL }}$; $V_{\text {refR }}$ | note 1 |  |  |  |  |  |
| Reference input voltage |  | $V_{\text {ref }}$ | $0,45 \mathrm{~V}_{\text {DD }}$ | $0,5 \mathrm{~V}_{\text {DD }}$ | $0,55 \mathrm{~V}_{\text {DD }}$ | V |
| Outputs |  |  |  |  |  |  |
| INTL; INTR |  |  |  |  |  |  |
| Output level (RMS value) | note 2; $\mathrm{fs}=44,1 \mathrm{kHz}$ | $\mathrm{V}_{\text {AO(rms }}$ | - | - | 1,0 | V |
| Output dynamic impedance |  | $\mathrm{Z}_{\text {AO }}$ | - | 100 | 200 | $\Omega$ |
| Output load resistance | to $V_{\text {ref }}$ | $\mathrm{R}_{\mathrm{L}}$ | 10 | - | - | $\mathrm{k} \Omega$ |
| Output load capacitance | to $\mathrm{V}_{\text {ref }}$ | $\mathrm{C}_{\mathrm{L}}$ | - | - | + 20 | pF |
| Output DC level | to $V_{\text {ref }}$ | $V_{\text {AODC }}$ | -20 | - | + 20 | mV |

* Value to be fixed.
DEVELOPMENT DATA


[^15]CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { MUTE (Schmitt trigger) }}$ | note 7 | $V_{\text {thr }}$ <br> $V_{\text {thf }}$ <br> ${ }^{\text {LII }}$ <br> $C_{1}$ | $\left\lvert\, \begin{aligned} & 0,54 \mathrm{~V}_{\mathrm{DD}} \\ & 0,36 \mathrm{~V}_{\mathrm{DD}} \\ & -10 \\ & - \end{aligned}\right.$ | $\begin{aligned} & 0,6 \mathrm{~V}_{\mathrm{DD}} \\ & 0,4 \mathrm{~V}_{\mathrm{DD}} \\ & 0 \\ & - \end{aligned}$ | $\begin{aligned} & 0,66 V_{D D} \\ & 0,44 V_{D D} \\ & +10 \\ & 10 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mu \mathrm{~A} \\ & \mathrm{pF} \end{aligned}$ |
| Switching voltage threshold rising <br> falling |  |  |  |  |  |  |
| Input leakage current |  |  |  |  |  |  |
| Input capacitance |  |  |  |  |  |  |
| Crystal oscillator input <br> External clock only XTAL1 |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| Input voltage LOW | note 6 <br> note 6 <br> note 7 | $\begin{aligned} & v_{I L} \\ & v_{I H} \\ & I_{L I} \\ & c_{I} \end{aligned}$ | $\left\{\begin{array}{l} -0,5 \\ 3,5 \\ -10 \\ - \end{array}\right.$ | - | $\begin{aligned} & 1,5 \\ & V_{D D} \text { to } 5 \mathrm{~V} \\ & +10 \end{aligned}$ | $\begin{aligned} & v \\ & v \\ & \mu \mathrm{~A} \end{aligned}$ |
| Input voltage HIGH |  |  |  |  |  |  |
| Input leakage current |  |  |  |  |  |  |
| Input capacitance |  |  |  |  | 10 | pF |
| Outputs |  |  |  |  |  |  |
| DAO, CLO, WSO, XSYS |  |  |  |  |  |  |
| Output voltage LOW | note 6; $-\mathrm{I}_{\mathrm{OL}}=400 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ | -0,5 | - | + 0,4 | V |
| Output voltage HIGH | note 6; $\mathrm{I}_{\mathrm{OH}}=20 \mu \mathrm{~A}$ |  | 2,4 | - | $\mathrm{V}_{D D^{+}} 0,5$ | V |
| Load capacitance |  | $\mathrm{C}_{\mathrm{L}}$ |  | - |  | pF |
| Crystal oscillator | see Fig. 7 |  |  |  |  |  |
| Input XTAL1 |  |  |  |  |  |  |
| Output XTAL2 |  |  |  |  |  |  |
| Operating frequency XTAL |  | ${ }^{\text {f XTAL }}$ | 8,0 | 11,2896 | 12,3 | MHz |
| Mutual conductance | 100 kHz | $\mathrm{G}_{\mathrm{m}}$ | 1,5 | - | - | mA/V |
| Small signal voltage gain | $\mathrm{G}_{\mathrm{v}}=\mathrm{G}_{\mathrm{m}} \times \mathrm{R}_{\mathrm{O}}$ | $\mathrm{G}_{v}$ | 3,5 | - | - | V/V |
| Input capacitance |  | $C_{1}$ | - | - | 10 | pF |
| Feedback capacitance |  | $\mathrm{C}_{\mathrm{FB}}$ | - | - | 5 | pF |
| Output capacitance |  | $\mathrm{C}_{\mathrm{O}}$ | - | - | 10 | pF |
| Input leakage current | note 7 | ${ }_{\text {l }}^{\text {LI }}$ | -10 | - | + 10 | $\mu \mathrm{A}$ |


| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIMING |  |  |  |  |  |  |
| External clock input |  |  |  |  |  |  |
| XTAL1 |  |  |  |  |  |  |
| Input frequency (fs x 256) |  | $\mathrm{f}_{\mathrm{c}}$ | 8,0 | 11,2896 | 12,3 | MHz |
| Input rise time | note 8 | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Input fall time | note 8 | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Input HIGH time (relative to clock period) | at $1,5 \mathrm{~V}$ | ${ }^{\text {thigh }}$ | 45 | - | 55 | \% |
| System clock output |  |  |  |  |  |  |
| XSYS | note 9 |  |  |  |  |  |
| Output rise time | note 8 | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time | note 8 | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |
| Output HIGH time (relative to clock period) | at $1,5 \mathrm{~V}$ note 10 | ${ }^{\text {tHIGH }}$ | 45 | - | 55 | \% |
| $1^{2}$ S TIMING |  |  |  |  |  |  |
| Receiver | see Fig. 5 |  |  |  |  |  |
| Clock input CLI |  |  |  |  |  |  |
| Input clock period |  | ${ }^{\text {t }}$ CK | 320 | 354 | 1000 | ns |
| Input HIGH time |  | ${ }^{\text {t }}$ CKH | 112 | - | - | ns |
| Input LOW time |  | ${ }^{\text {t CKL }}$ | 112 | - | - | ns |
| Data inputs WSI, DAI |  |  |  |  |  |  |
| Data set-up time |  | ${ }^{\text {t }}$ SU; DAT | 40 | - | - | ns |
| Data hold time |  | thD; DAT | 0 | - | - | ns |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitter | see Fig. 6 |  |  |  |  |  |
| Clock output CLO |  |  |  |  |  |  |
| Output clock period |  | ${ }^{\text {t }}$ CK | - | 2/fC | - | ns |
| Output HIGH time |  | tekh | 60 | - | - | ns |
| Output LOW time |  | tCKL | 60 | - | - | ns |
| Data WSO |  |  |  |  |  |  |
| Data set-up time |  | tSU; DATWS | 40 | - | - | ns |
| Data hold time |  | ${ }^{\text {thD }}$; DATWS | 40 | - | - | ns |
| Output rise time |  | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time |  | $\mathrm{tf}_{f}$ | - | - | 20 | ns |
| Data output DAO |  |  |  |  |  |  |
| Data set-up time |  | ${ }^{\text {t }}$ SU; DATD | 40 | - | - | ns |
| Data hold time |  | $\mathrm{t}_{\mathrm{t}} \mathrm{D}$; DATD | 40 | - | - | ns |
| Output rise time |  | $\mathrm{t}_{\mathrm{r}}$ | - | - | 20 | ns |
| Output fall time |  | $\mathrm{t}_{\mathrm{f}}$ | - | - | 20 | ns |

## Notes to the characteristics

1. Any noise at these inputs is transferred directly to the analogue outputs.
2. Output levels depend on integrator components. Value shown is for maximum digital code.
3. The filter characteristics apply to the complete system at a sampling rate (fs) of $44,1 \mathrm{kHz}$.
4. Value relative to $1 \mathrm{~V}_{(\mathrm{rms})}$, with unity gain.
5. Unity gain output $=1 \mathrm{~V}(\mathrm{rms})$.
6. Minimum $V_{I L}, V_{O L}$ and maximum $V_{I H}, V_{O H}$ are peak values to allow for transients.
7. $I_{L I}(\min )$ and $I_{L O}(\min )$ measured at $V_{I}=0 \mathrm{~V} ; I_{L I}(\max )$ and $I_{L O}(\max )$ measured at $V_{I}=V_{D D}$.
8. Reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.
9. Output times are measured with a capacitive load of 35 pF .
10. $\mathrm{t}_{\mathrm{HIGH}}$ valid only when used with XTAL.
DEVELOPMENT DATA

Fig. 4(b) Typical $\mathrm{I}^{2} \mathrm{~S}$ data output waveforms at $5,6 \mathrm{MHz}$.

TIMING


Fig. 5 Data input timing with respect to $I^{2} S$ serial bit clock input (CLI); reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.


Fig. 6 Data output timing with respect to clock output (CLO); reference levels $=0,8 \mathrm{~V}$ and $2,0 \mathrm{~V}$.


Fig. 7 Crystal oscillator circuit using crystal type: 432214305031.
APPLICATION INFORMATION

DEVELOPMENT DATA

Fig. 9 System application diagram; CD3A with the DAC3.

## TIME BASE CORRECTION DELAY LINE (TBC)

## GENERAL DESCRIPTION

The SAD7630 is a charge-coupled device (CCD) dual variable delay line. It is designed for fault correction of composite video signals in compact disc video (CDV) applications. One line can be used to correct the time error of the composite video signal and the other line to correct the time error of the analogue audio carriers.

## Features

- Variable clock frequency range of 13 to 24 MHz
- Separate power supply (VDDA and VDDD) to prevent interference between digital and analogue circuits
- Applicable for either PAL or NTSC players


## QUICK REFERENCE DATA



## PACKAGE OUTLINE

16-lead DIL; plastic (SOT38D).

Fig. 1 Block diagram.

## PINNING



Fig. 2 Pinning diagram.

| Power supply |  |
| :---: | :---: |
| VDDA | analogue supply voltage |
| VSSA | analogue ground |
| VDDD1 <br> VDDD2 | digital supply voltage |
| $v_{\text {SSD }}$ | digital ground |
| $V_{S B}$ | substrate bias supply |
| Input |  |
| CLK | external clock input |
| Inputs (analogue) |  |
| $\begin{aligned} & V_{\text {ref1 }} \\ & V_{\text {ref2 }} \end{aligned}$ | reference voltage inputs |
| $\begin{aligned} & V_{11} \\ & V_{12} \end{aligned}$ | signal voltage inputs |
| $\begin{aligned} & \text { FZ1 } \\ & \text { FZ2 } \end{aligned}$ | input stage current setting inputs |
| Outputs (analogue) |  |
| VO1 $V_{\mathrm{O} 2}$ | signal voltage outputs |

## FUNCTIONAL DESCRIPTION

## Principle of variable delay

The input signal is sampled by clock pulses. At each pulse the samples are shifted one step in a 526 stage register. Two parallel multiplexed registers form one delay line. Each register is clocked by two clock pulses $\varphi 1$ and $\varphi 2$ which have a phase difference of $180^{\circ}$.
Effectively the two parallel multiplexed registers operate as a 1052 stage single line at the double clock frequency. This provides sufficient video bandwidth and delay range for CDV applications.
The delay time is inversely proportional to the clock frequency. Thus for a frequency range of 13 to 24 MHz the following values apply:

- Maximum delay time $\quad 1052 \div 13.10^{6}=80.92 \mu \mathrm{~s}$
- Minimum delay time $\quad 1052 \div 24.10^{6}=43.83 \mu \mathrm{~s}$
- Delay range
$80.92-43.83=37.09 \mu \mathrm{~s}$


## Video input circuit



Fig. 3 Video input circuit.
Each line has two inputs $V_{I}$ and $V_{\text {ref. }}$ The input signal amplitude is defined as $V_{I}-V_{\text {ref }}$.
Within the specified limits $V_{\text {ref }}$ can be used to set the required DC input range for $V_{l}$. The $F Z$ input can be used to set the current in the input stage.
In the nominal situation FZ is connected to $\mathrm{V}_{\mathrm{SB}}$ ( -3 V typ.) via a $47 \mathrm{k} \Omega$ resistor.

## Video input signal

PAL


Fig. 4 Video input signal for PAL.
The PAL line waveform of $100 \%$ saturated colour bars with special burst.
Tip sync to top-white $=100 \% \hat{=} 0.85 \mathrm{~V}(p-p)$.
Thus the maximum signal amplitude can become $150 \% \times 0.85 \vee(p-p)=1.3 \vee(p-p)$.
NTSC


7224443

Fig. 5 Video input signal for NTSC.
The NTSC line waveform of $100 \%$ saturated colour bars.
Tip sync to top-white $=100 \% \triangleq 1.0 \mathrm{~V}(p-p)$.
Thus the maximum signal amplitude can become $123 \% \times 1.0 \mathrm{~V}(p-p)=1.23 \mathrm{~V}(p-p)$.

## FUNCTIONAL DESCRIPTION (continued)

## Supplies

Separate supply voltages (VDDA and $V_{\text {DDD }}$ are provided to prevent interference between analogue and digital circuits. However, it is still necessary to connect decoupling capacitors as near as possible to the respective ground pins. At decreasing $V_{D D D}$ the transfer loss for high input frequencies at maximum ${ }^{f}$ CLK is increasing, therefore care must be taken not to exceed the specification limits of $V_{\text {DDD }}$ (4.75 V to 5.5 V ).

## Clock circuit

The externally applied clock signal is internally converted to a squarewave. Flipflops generate two antiphase signals ( $\varphi 1$ and $\varphi 2$ ) at half the clock frequency which operate the registers.

## Output circuit

The output signals of the two multiplexed registers are demultiplexed and stored in a hold capacitor. A buffer stage following the hold capacitor is non-inverting and has a low output impedance (100 $\Omega$ typ.).

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range analogue |  |  |  |  |  |
|  |  | VDDA | -0.5 | + 7.0 | V |
| digital |  | $V_{\text {DDD }}$ | -0.5 | + 7.0 | V |
| Input voltage | note 1 | $V_{1}$ | -0.5 | $\mathrm{V}_{\text {DD }}+0.5$ | V |
| Output voltage | note 1 | $\mathrm{V}_{0}$ | -0.5 | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Maximum input current |  | 1 Im | - | $\pm 10$ | mA |
| Maximum output current |  | IOM | - | $\pm 10$ | mA |
| Maximum supply current in $\mathrm{V}_{\text {SSA }} ; \mathrm{V}_{\text {SSD }}$ |  | ISS | - | -30 | mA |
| Maximum supply current in $\mathrm{V}_{\text {DDA }}$; $\mathrm{V}_{\text {DDD }}$ |  | IDD | - | + 30 | mA |
| Total power dissipation |  | $\mathrm{P}_{\text {tot }}$ | - | 500 | mW |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Operating ambient temperature range |  | Tamb | -25 | + 70 | ${ }^{\circ} \mathrm{C}$ |

## Note to the Ratings

1. Input voltage should not exceed 7 V unless otherwise specified.

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

DC CHARACTERISTICS
$T_{a m b}=-25$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified; all parameters measured with the test circuit of
Fig. 6.

| parameter | conditions | symbol | $\min$. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Supply voltage range analogue digital substrate bias |  | $\mathrm{V}_{\text {DDA }}$ $\mathrm{V}_{\text {DDD }}$ $-\mathrm{V}_{\text {SB }}$ | 4.75 4.75 3.5 | 5.0 5.0 3.0 | 5.5 5.5 2.5 | V V V |
| Supply current range | $\begin{aligned} & I_{1}=0 \mathrm{~mA} ; \\ & \text { fCLK }=16.6 \mathrm{MHz} \end{aligned}$ |  |  |  |  |  |
| analogue |  | IDDA | 1 | 2 | 4 | mA |
| digital |  | IDDD | 8 | 12 | 16 | mA |
| substrate bias |  | ${ }^{\text {\| }}$ SB ${ }^{\text {I }}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Inputs |  |  |  |  |  |  |
| $V_{\text {ref1; }} \mathrm{V}_{\text {ref }}$ |  |  |  |  |  |  |
| DC input voltage |  | $V_{\text {ref }}$ | 0 | - | 1.5 |  |
| Input current level |  | Iref | - | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{11}$; $\mathrm{V}_{12}$ |  |  |  |  |  |  |
| Signal amplitude | $V_{1}=V_{\text {ref }}$ | $V_{1}$ | 0 | 1 | 1.6 | V |
| Input impedance |  | $\mathrm{R}_{1}$ | 1 | - | - | $\mathrm{M} \Omega$ |
|  |  | C | - | - | 10 | pF |
| CLK |  |  |  |  |  |  |
| Input voltage amplitude (peak-to-peak value) |  | $V_{\text {AC }}(p-p)$ | 0.30 | 0.60 | 0.90 | V |
| DC output voltage |  | $V_{\text {DC }}$ | 1.5 | - | 3.5 | V |
| Input current |  | IDC | - | - | 150 | $\mu \mathrm{A}$ |
| Input frequency |  | ${ }^{\text {f CLK }}$ | 13 | - | 24 | MHz |
| FZ1; FZ2 |  |  |  |  |  |  |
| DC input voltage | w.r.t. $\mathrm{V}_{\text {ref }}$ | $-V_{D C}$ | 1.5 | - | 0.5 | V |
| Outputs |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{O}} ; \mathrm{V}_{\mathrm{O} 2}$ | $\mathrm{R}_{\mathrm{FZ}}$ to $\mathrm{V}_{\mathrm{SB}}=47 \mathrm{k} \Omega$ |  |  |  |  |  |
| DC output voltage | $V_{1}$ to $V_{\text {ref }}=0 \mathrm{~V}$ | $\mathrm{V}_{0}$ | 0.25 | 0.5 | 0.75 | v |
|  | $V_{1}$ to $V_{\text {ref }}=1.6 \mathrm{~V}$ | $\mathrm{V}_{0}$ | 2.0 | 2.5 | 3.0 | V |
| DC output current |  | 1101 | - | - | 1 | mA |
| Output impedance |  | $\mathrm{R}_{\mathrm{O}}$ | - | - | 250 | $\Omega$ |
| Maximum load impedance |  | $\mathrm{R}_{\mathrm{L}}$ | - | - | 10 | $\mathrm{k} \Omega$ |
|  |  | $C_{L}$ | - | - | 10 | pF |

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DDD}}=4.75$ to $5.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-25$ to $+70^{\circ} \mathrm{C}$, unless otherwise specified; all parameters measured with the test circuit of Fig.6.

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage gain | note 1 | $\mathrm{G}_{\mathrm{v}}$ | 2 | 3 | 4 | dB |
| Transfer loss at 5 MHz (w.r.t. 1 kHz ) | ${ }^{\mathrm{f}} \mathrm{CLK}=13$ and 24 MHz | $\mathrm{H}_{\mathrm{d}}$ | 1.0 | 2.5 | 4.5 | dB |
| Linearity error | note 2 | Le | - | - | 6 | \% |
| Differential gain | note 2 | $\mathrm{G}_{\mathrm{d}}$ | - | - | 5 | \% |
| Differential phase | note 2 | $\alpha_{d}$ | - | - | 5 | deg. |
| DC output voltage |  | $\mathrm{v}_{0}$ | - | 30 | 70 | mV |
| Clock leakage voltage (RMS value) | ${ }^{\mathrm{f}} \mathrm{CLK}=13$ to 24 MHz |  |  |  |  |  |
| 6.5 MHz |  | VLCLK | - | - | 8 | mV |
| 13 MHz |  | $\mathrm{V}_{\text {LCLK }}$ | - | - | 20 | mV |
| 19.5 MHz |  | VLCLK | - | - | 20 | mV |
| Noise output voltage (RMS value) | $\mathrm{B}=5 \mathrm{MHz}$ (unweighted) | $V_{\text {on(rms) }}$ | - | - | * | mV |
| Crosstalk attenuation between lines | note 3 | $\mathrm{a}_{\mathrm{x}}$ | - | - | * | dB |
| Distortion | note 4 | d | - | - | 10 | \% |

Notes to the AC characteristics

1. $V_{1}$ to $V_{\text {ref }}=1 \mathrm{~V}(p-p) ; f_{i}=1 \mathrm{kHz} ; \mathrm{f}_{\mathrm{CLK}}=16.6 \mathrm{MHz}$.
2. $V_{I}$ to $V_{\text {ref }}=1 \mathrm{~V}(p-p) ; f C L K=16.6 \mathrm{MHz}$.
3. $V_{1}$ to $V_{\text {ref }}=1 \mathrm{~V}(p-p) ; f_{i}=2 \mathrm{MHz} ; f_{C L K}=16.6 \mathrm{MHz}$.
4. $\mathrm{V}_{\mathrm{l}}$ to $\mathrm{V}_{\text {ref }}=1.6 \mathrm{~V}(\mathrm{p}-\mathrm{p}) ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{kHz} ; \mathrm{f}_{\mathrm{CLK}}=16.6 \mathrm{MHz}$.

Fig. 6 Measuring circuit.
(1) DC measurements.
(2) AC measurements.

## REMOTE CONTROL SYSTEM FOR INFRARED OPERATION

The SAF1032P (receiver/decoder) and the SAF1039P (transmitter) form the basic parts of a sophisticated remote control system ( pcm : pulse code modulation) for infrared operation. The ICs can be used, for example, in TV, audio, industrial equipment, etc.

## Features:

SAF1032P receiver/decoder:

- 16 programme selection codes
- automatic preset to stand-by at power 'ON', including automatic analogue base settings to $50 \%$ and automatic preset of programme selection ' 1 ' code
- 3 analogue function controls, each with 63 steps
- single supply voltage
- protection against corrupt codes.

SAF1039P transmitter:

- 32 different control commands
- static keyboard matrix
- current drains from battery only during key closure time
- two transmission modes selectable.

The devices are implemented in LOCMOS (Local Oxidation Complementary MOS) technology to achieve an extremely low power consumption.
Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account.


Fig. 1 Pin designations.

## PACKAGE OUTLINES

SAF1032P: 18-lead DIL; plastic (SOT102).
SAF1039P: 16-lead DIL; plastic (SOT38Z).

## PINNING

To facilitate easy function recognition, each integrated circuit pin has been allocated a code as shown below.

SAF1032P

| 1 | L3ロT | linear output | 10 | HøLD | control input |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | L2ロT | linear output | 11 | DATA | data input |
| 3 | L10T | linear output | 12 | MAIN | reset input |
| 4 | BIND | binary 8 output | 13 | ØSCI | clock input |
| 5 | BINC | binary 4 output | 14 | SELD | binary 8 output |
| 6 | BINB | binary 2 output | 15 | SELC | binary 4 output |
| 7 | BINA | binary 1 output | 16 | SELB | binary 2 output |
| 8 | TV®T | on/off input/output | 17 | SELA | binary 1 output |
| 9 | $V_{S S}$ |  | 18 | $V_{\text {DD }}$ |  |

SAF1039P

| 1 | TRXO | keyboard input | 9 | TRФ1 | oscillator control input |
| :--- | :--- | :--- | ---: | :--- | :--- |
| 2 | TRX1 | keyboard input | 10 | TRФ2 | oscillator control input |
| 3 | TRX2 | keyboard input | 11 | TRSL | keyboard select line |
| 4 | TRX3 | keyboard input | 12 | TRY3 | keyboard input |
| 5 | TRDT | data output | 13 | TRY2 | keyboard input |
| 6 | TINH | inhibit output/mode select input | 14 | TRY1 | keyboard input |
| 7 | TRØS | oscillator output | 15 | TRYO | keyboard input |
| 8 | VSS |  | 16 | VDD |  |

## BASIC OPERATING PRINCIPLES

The data to be transmitted are arranged as serial information with a fixed pattern (see Fig. 2), in which the data bit-locations $\mathrm{B}_{0}$ to $\mathrm{B}_{4}$ represent the generated key-command code. To cope with IR (infrared) interferences of other sources a selective data transmission is present. Each transmitted bit has a burst of 26 oscillator periods.
Before any operation will be executed in the receiver/decoder chip, the transmitted data must be accepted twice in sequence. This means the start code must be recognized each time a data word is applied and comparison must be true between the data bits of two successively received data words. If both requirements are met, one group of binary output buffers will be loaded with a code defined by the stored data bits, and an internal operation can also take place. See operating code table.
The contents of the 3 analogue function registers are available on the three outputs in a pulse code versus time modulation format after D (digital) to A (analogue) conversion. The proper analogue levels can be obtained by using simple integrated networks. For local control a second transmitter chip (SAF1039P) is used (see Fig. 7).


Fig. 2 Pattern for data to be transmitted.

## TIMING CONSIDERATIONS

The transmitter and receiver operate at different oscillator frequencies. Due to the design neither frequency is very critical, but correlation between them must exist. Calculation of these timing requirements shows the following.
With a tolerance of $\pm 10 \%$ on the oscillator frequency $\left(f_{t}\right)$ of the transmitter, the receiver oscillator frequency ( $f_{r}=3 \times f_{t}$ ) must be kept constant with a tolerance of $\pm 20 \%$.
On the other hand, the data pulse generated by the pulse stretcher circuit (at the receiver side) may vary $\pm 25 \%$ in duration.

## GENERAL DESCRIPTION OF THE SAF1039P TRANSMITTER



Fig. 3 Block diagram of SAF1039P transmitter.
Any keyboard activity on the inputs TRX0 to TRX3, TRYO to TRY3 and TRSL will be detected. For a legal key depression, one key down at a time (one TRX and TRY input activated), the oscillator starts running and a data word, as shown on the previous page, is generated and supplied to the output TRDT. If none, or more than 2 inputs are activated at the same time, the input detection logic of the chip will generate an overall reset and the oscillator stops running (no legal key operation).
This means that for each key-bounce the logic will be reset, and by releasing a key the transmitted data are stopped at once.
The minimum key contact time required is the duration of two data words. The on-chip oscillator is frequency controlled with the external components R1 and C1 (see circuit Fig. 6); the addition of resistor R 2 means that the oscillator frequency is practically independent of supply voltage variations. A complete data word is arranged as shown in Fig. 2, and has a length of $32 \times T_{0} \mathrm{~ms}$, where $T_{0}=2^{7} / \mathrm{f}_{\mathrm{t}}$.

Operation mode

|  | DATA | FUNCTION OF TINH |
| :---: | :--- | :--- |
| 1 | unmodulated: LOCAL operation | output, external pull-up resistor to $V_{D D}$ <br> input, connected to $V_{S S}$ |

## GENERAL DESCRIPTION OF THE SAF1032P RECEIVER/DECODER



Fig. 4 Block diagram of SAF 1032P receiver/decoder.
The logic circuitry of the receiver/decoder chip is divided into four main parts as shown in the block diagram above.

## Part 1

This part decodes the applied DATA information into logic ' 1 ' and ' 0 '.
It also recognizes the start code and compares the stored data-bits with the new data-bits accepted.

## Part II

This part stores the programme selection code in the output group (BINF) and memorizes it for condition H $\varnothing$ LD $=$ LOW.
It puts the functional code to output group (SELF) during data accept time, and decodes the internally used analogue commands (ANDEC).

## Part III

This part controls the analogue function registers (each 6-bits long), and connects the contents of the three registers to the analogue outputs by means of D/A conversion. During sound mute, output L1ФT will be forced to HIGH level.

## Part IV

This part keeps track for correct power 'ON' operation, and puts chip in 'stand-by' condition at supply voltage interruptions.
The logic design is dynamic and synchronous with the clock frequency ( $\varnothing S C I$ ), while the required control timing signals are derived from the bit counter (BITC).

## Operation

Serial information applied to the DATA input will be translated into logic ' 1 ' and ' 0 ' by means of a time ratio detector.
After recognizing the start code (CST $\varnothing$ ) of the data word, the data bits will be loaded into the data shift register (SRDT). At the first trailing edge of the following data word a comparison (KØM) takes place between the contents of SRDT and the buffer register (BFR). If SRDT equals BFR, the required operation will be executed under control of the comparator counter (CØMP).
As shown in the operating code table on the next page, the 4 -bit wide binary output buffer (BINF) will be loaded for BFRO = ' $0^{\prime}$, while for BFRO = ' 1 ' the binary output buffer (SELF), also 4 -bit wide will be activated during the data accept time.
At the same time operations involving the internal commands are executed. The contents of the analogue function registers (each 6 -bits long) are controlled over 63 steps, with minimum and maximum detection, while the D/A conversion results in a pulsed output signal with a conversion period of 384 clock periods (see Fig. 5).
First power 'ON' will always put the chip in the 'stand-by' position. This results in an internal clearing of all logic circuitry and a $50 \%$ presetting of the contents of the analogue registers (analogue base value). The programme selection ' 1 ' code will also be prepared and all the outputs will be nonactive (see operating output code table).
From 'stand-by' the chip can be made operational via a programme selection command, generated LOCAL or via REMOTE, or directly by forcing the TV ON/OFF output (TVØT) to zero for at least 2 clock periods of the oscillator frequency.
For POWER ON RESET a negative-going pulse should be applied to input MAIN, when $V_{D D}$ is stabilized; pulse width LOW $\geqslant 100 \mu \mathrm{~s}$.


Fig. 5 Analogue output pulses.

SAF1039P

## OPERATING CODE TABLE

| key-matrix position |  |  | buffer BFR |  |  |  |  |  | $\begin{aligned} & \text { BINF } \\ & \text { (BIN.) } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { SELF } \\ & \text { (SEL.) } \end{aligned}$ |  |  |  |  | function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRX. | TRY. | TRSL | 0 | 1 | 2 | 3 |  |  | A | B | C | D | A |  | B | C | D |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |  | 0 | 0 | 0 | 0 | 1 |  | 1 | 1 | 1 |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |  | 1 | 0 | 0 | 0 | 1 |  | 1 | 1 | 1 |  |
| 0 | 2 | 0 | 0 | 0 | 1 | 0 | 0 |  | 0 | 1 | 0 | 0 | 1 |  | 1 | 1 | 1 |  |
| 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 |  | 1 | 1 | 0 | 0 | 1 |  | 1 | 1 | 1 | programme |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |  | 0 | 0 | 1 | 0 | 1 |  | 1 | 1 | 1 | select + ON |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |  | 1 | 0 | 1 | 0 | 1 |  | 1 | 1 | 1 |  |
| 1 | 2 | 0 | 0 | 1 | 1 | 0 | 0 |  | 0 | 1 | 1 | 0 | 1 |  | 1 | 1 | 1 |  |
| 1 | 3 | 0 | 0 | 1 | 0 | 0 | 0 |  | 1 | 1 | 1 | 0 | 1 |  | 1 | 1 | 1 |  |
| 2 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  | 0 | 0 | 0 | 1 | 1 |  | 1 | 1 | 1 |  |
| 2 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |  | 1 | 0 | 0 | 1 | 1 |  | 1 | 1 | 1 |  |
| 2 | 2 | 0 | 0 | 0 | 1 | 0 | 1 |  | 0 | 1 | 0 | 1 | 1 |  | 1 | 1 | 1 |  |
| 2 | 3 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1 | 1 | 0 | 1 | 1 |  | 1 | 1 | 1 | programme |
| 3 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  | 0 | 0 | 1 | 1 | 1 |  | 1 | 1 | 1 | select + ON |
| 3 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |  | 1 | 0 | 1 | 1 | 1 |  | 1 | 1 | , | select |
| 3 | 2 | 0 | 0 | 1 | 1 | 0 | 1 |  | 0 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 |  |
| 3 | 3 | 0 | 0 | 1 | 0 | 0 | 1 |  | 1 | 1 | 1 | 1 | 1 |  | 1 | 1 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |  | X | X | x | x | 0 |  |  | 1 | 1 | analogue base |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |  | X | X | X | X | 0 |  | 0 | 1 | 1 | reg. (LIN3) +1 |
| 0 | 2 | 1 | 1 | 0 | 1 | 0 | 0 |  | X | $x$ | X | X | 0 |  | 1 | 0 | 1 | reg. (LIN2) +1 |
| 0 | 3 | 1 | 1 | 0 | 0 | 0 | 0 |  | X | X | X | X | 0 |  | 0 | 0 | 1 | reg. (LIN1) + 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | OFF |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  | X | X | X | X | 1 |  | 0 | 1 | 1 | reg. (LIN3) - 1 |
| 1 | 2 | 1 | 1 | 1 | 1 | 0 | 0 |  | X | X | X | X | 1 |  | 1 | 0 | 1 | reg. (LIN2) - 1 |
| 1 | 3 | 1 | 1 | 1 | 0 | 0 | 0 |  | X | X | X | X | 1 |  | 0 | 0 | 1 | reg. (LIN1)-1 |
| 2 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  | X | X | X | X | 0 |  | 1 | 1 | 0 | mute (set/reset) |
| 2 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |  | x | X | X | X | 0 |  | 0 | 1 | 0 |  |
| 2 | 2 | 1 | 1 | 0 | 1 | 0 | 1 |  | X | X | X | X | 0 |  |  | 0 | 0 |  |
| 2 | 3 | 1 | 1 | 0 | 0 | 0 | 1 |  | X | X | X | X | 0 |  | 0 | 0 | 0 |  |
| 3 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |  | X | X | X | X | 1 |  |  | 1 | 0 | spare functions |
| 3 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  | x | X | X | X | 1 |  |  | 1 | 0 |  |
| 3 | 2 | 1 | 1 | 1 | 1 | 0 | 1 |  | X | X | X | X | 1 |  | 1 | 0 | 0 |  |
| 3 | 3 | 1 | 1 | 1 | 0 | 0 | 1 |  | X | X | X | X | 1 |  |  |  | 0 |  |

## Note

Reset mute also on programme select codes, (LIN1) $\pm 1$, and analogue base.

OPERATING OUTPUT CODE

|  | (BIN.) |  |  |  | (SEL.) |  |  |  | (L.ФT) |  |  | TV®T |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | C | D | A | B | C | D | 1 | 2 | 3 |  |
| 'stand-by' OFF via remote | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| ON - 'not hold' condition non-operating | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | X | X | x | 0 |
| ON - 'hold' condition non-operating | X | X | X | X | 1 | 1 | 1 | 1 | X | X | X | 0 |

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage
Input voltage
Current into any terminal
Power dissipation (per output)
Power dissipation (per package)
Operating ambient temperature
Storage temperature

| VDD | -0,5 to 11 |  |
| :---: | :---: | :---: |
| $V_{1}$ | max. | 11 |
| $\pm 1$ | max. | 10 |
| $\mathrm{P}_{\mathrm{o}}$ | max. | 50 |
| $\mathrm{P}_{\text {tot }}$ | max. | 200 |
| $\mathrm{T}_{\text {amb }}$ | -40 | +85 |
| $\mathrm{T}_{\text {stg }}$ | -65 | 150 |

## CHARACTERISTICS

$T_{\mathrm{amb}}=0$ to $+85^{\circ} \mathrm{C}$ (unless otherwise specified)

## SAF1039P only

|  | symbol | min. | typ. | max. |  | $\stackrel{\mathrm{V}_{\mathrm{DD}}}{\mathrm{~V}}$ | $\left\lvert\, \begin{gathered} \mathrm{T}_{\mathrm{omb}} \\ { }_{\mathrm{O}} \mathrm{C} \end{gathered}\right.$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Recommended supply voltage <br> Supply current <br> quiescent <br> operating; TRØ1 at $\mathrm{V}_{\mathrm{SS}}$; outputs unloaded; one keyboard switch closed | $\mathrm{V}_{\mathrm{DD}}$ | 7 | - | 10 | V |  |  |
|  |  |  |  |  |  |  |  |
|  | ${ }^{\text {I D }}$ | - | $\overline{1}$ |  | $\mu \mathrm{A}$ | 10 | 25 |
|  |  |  |  | 50 | $\mu \mathrm{A}$ | 7 | 65 |
|  | ${ }^{\text {I D }}$ | - | $\overline{-}$ | 1,7 | mA $m A$ | 10 | all |
| Inputs (note 1)TRØ2; TINH (note 2) |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| input voltage HIGH | $\mathrm{V}_{\text {IH }}$ | $0,8 V_{\text {DD }}$ | - | $V_{\text {DD }}$ | $v$ | 7 to 10 | all |
| input voltage LOW <br> input current | $V_{\text {IL }}$ |  |  | $0,2 \mathrm{~V}_{\text {DD }}$ | V | 7 to 10 | all |
| input current |  |  | $10^{-5}$ | 1 | $\mu \mathrm{A}$ | 10 |  |
|  |  |  |  |  |  |  |  |
| TRDT; TRØS; TRØ1 output current HIGH at $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0,5 \mathrm{~V}$ | ${ }^{-1} \mathrm{OH}$ | 0,4 | - | - | mA | 7 | all |
| output current LOW <br> at $\mathrm{V}_{\mathrm{OL}}=0,4 \mathrm{~V}$ | IOL | 0,4 | - | - | mA | 7 | all |
| TRDT output leakage current when disabled $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$ | ${ }^{\text {I OL }}$ | - | - | 1 | $\mu \mathrm{A}$ | 10 | 25 |
| TINH |  |  |  |  |  |  |  |
| output current LOW $\mathrm{V}_{\mathrm{OL}}=0,4 \mathrm{~V}$ | ${ }^{\text {I OL }}$ | 0,4 | - | - | mA | 7 | all |
| Oscillator maximum oscillator frequency | ${ }^{\text {fosc }}$ | 120 | - |  | kHz |  |  |
| frequency variation with supply voltage, temperature and spread of IC properties at $f_{\text {nom }}=36 \mathrm{kHz}$ (note 3) | $\Delta \mathrm{f}$ | - | - | 0,15f nom |  | 7 to 10 | all |
| oscillator current drain <br> at $\mathrm{f}_{\text {nom }}=36 \mathrm{kHz}$ | Iosc | - | 1,3 | 2,5 | mA | 10 | all 25 |

Notes follow characteristics.

## CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=0$ to $+85^{\circ} \mathrm{C}$ (unless otherwise specified)
SAF1032P only


For note 4 see next page.

## Notes to characteristics

1. The keyboard inputs (TRX.; TRY.; TRSL) are not voltage driven (see application information diagram Fig. 6).
If one key is depressed, the circuit generates the corresponding code. The number of keys depressed at a time, and this being recognized by the circuit as an illegal operation, depends on the supply voltage (VDD) and the leakage current (between device and printed-circuit board) externally applied to the keyboard inputs.
If no leakage is assumed, the circuit recognizes an operation as illegal for any number of keys $>1$ depressed at the same time with $\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}$. At a leakage due to a $1 \mathrm{M} \Omega$ resistor connected to each keyboard input and returned to either $V_{D D}$ or $V_{S S}$, the circuit recognizes at least 2 keys depressed at a time with $V_{D D}=7 \mathrm{~V}$.
The highest permissible values of the contact series resistance of the keyboard switches is $500 \Omega$.
2. Inhibit output transistor disabled.
3. $\Delta \mathrm{f}$ is the width of the distribution curve at $2 \sigma$ points ( $\sigma=$ standard deviation).
4. Terminal TVØT is input for manual 'ON'. When applying a LOW level TVØT becomes an output carrying a LOW level.

APPLICATION INFORMATION


Fig. 6 Interconnection diagram of transmitter circuit SAF1039P in a remote control system, for a television receiver with 12 programmes.


Fig. 7 Interconnection diagram showing the SAF1032P and SAF1039P used in a TV control system.


Fig. 8 Additional circuits from outputs L1ФT (1), L2ФT (2), L3ФT (3) and TVØT (4) of the SAF1032P in circuit of Fig. 7.

# INTERFERENCE AND NOISE SUPPRESSION CIRCUIT FOR FM RECEIVERS 

## GENERAL DESCRIPTION

The TDA1001B is a monolithic integrated circuit for suppressing interference and noise in FM mono and stereo receivers.

## Features

- Active low-pass and high-pass filters
- Interference pulse detector with adjustable and controllable response sensitivity
- Noise detector designed for FM i.f. amplifiers with ratio detectors or quadrature detectors
- Schmitt trigger for generating an interference suppression pulse
- Active pilot tone generation ( 19 kHz )
- Internal voltage stabilization


## QUICK REFERENCE DATA

| Supply voltage (pin 9) | $V_{P}$ | typ. | 12 V |
| :---: | :---: | :---: | :---: |
| Supply current (pin 9) | Ip | typ. | 14 mA |
| A.F. input signal handling (pin 1) (peak-to-peak value) | $V_{i(p-p)}$ | typ. | 1 V |
| Input resistance (pin 1) | $\mathrm{R}_{\mathrm{i}}$ | min. | $35 \mathrm{k} \Omega$ |
| Voltage gain ( $\mathrm{V}_{1-16} / \mathrm{V}_{6-16}$ ) | $\mathrm{G}_{\mathrm{v}}$ | typ. | $0,5 \mathrm{~dB}$ |
| Total harmonic distortion | THD | typ. | 0,25 \% |
| Bandwidth | B | typ. | 70 kHz |
| Suppression pulse threshold voltage (peak value); $\mathrm{R}_{13}=0$ | $V_{i(t r) O M}$ | typ. | 19 mV |
| Suppression pulse duration | $\mathrm{t}_{s}$ | typ. | $27 \mu \mathrm{~s}$ |
| Supply voltage range (pin 9) | $V_{P}$ | 7,5 to 16 V |  |
| Operating ambient temperature range | $\mathrm{T}_{\text {amb }}$ | -30 to $+80{ }^{\circ} \mathrm{C}$ |  |

## PACKAGE OUTLINE

TDA1001B: 16-lead DIL; plastic (SOT38).
TDA1001BT: 16-lead mini-pack; plastic (SO 16; SOT109A).


Fig. 1 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 9)
Input voltage (pin 1)
Output current (pin 6)

Total power dissipation
Storage temperature range
Operating ambient temperature range

| $V_{P}$ | max. | 18 V |
| :--- | :--- | ---: |
| $V_{1-16}$ | max. | $V_{P} V$ |
| $I_{6}$ | max. | 1 mA |
| $-I_{6}$ | max. | 15 mA |

see derating curves Fig. 2
$\mathrm{T}_{\text {stg }} \quad-65$ to $+150{ }^{\circ} \mathrm{C}$
Tamb $\quad-30$ to $+80^{\circ} \mathrm{C}$


Fig. 2 Power derating curves.
___ in plastic DIL (SOT-38) package (TDA1001B)
----- in plastic mini-pack (SO-16; SOT-109A) package (TDA1001BT); mounted on a ceramic substrate of $50 \times 15 \times 0,7 \mathrm{~mm}$.

## TDA1001B TDA1001BT

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 4; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input stage |  |  |  |  |  |
| $\begin{aligned} & \text { Input impedance }(\text { pin } 1) \\ & f=40 \mathrm{kHz} \end{aligned}$ | $\left\|Z_{i 1}\right\|$ | - | 45 | - | k $\Omega$ |
| Input resistance (pin 1) with pin 2 not connected | $\mathrm{R}_{\mathbf{i 1}}$ | - | 600 | - | $\mathrm{k} \Omega$ |
| Input bias current (pin 1) $v_{1-16}=4,8 \mathrm{~V}$ | $l_{\text {i } 1}$ | - | 6 | 15 | $\mu \mathrm{A}$ |
| Output resistance (pin 2) unloaded <br> $\mathrm{R}_{\mathrm{o} 2}$ <br> low-ohmic |  |  |  |  |  |
| Internal emitter resistance | $\mathrm{R}_{2-16}$ | - | 5,6 | - | k $\Omega$ |
| Low-pass amplifier |  |  |  |  |  |
| Input resistance (pin 3) | $\mathrm{R}_{\mathrm{i} 3}$ | 10 | - | - | $\mathrm{M} \Omega$ |
| Input bias current (pin 3). | $\mathrm{l}_{\mathrm{i} 3}$ | - | - | 7 | $\mu \mathrm{A}$ |
| Output resistance (pin 4) | $\mathrm{R}_{0} 4$ | - | - | 5 | $\Omega$ |
| Voltage gain ( $\mathrm{V}_{4} / \mathrm{V}_{3}$ ) | $\mathrm{G}_{\mathrm{v} 4 / 3}$ | - | 1,1 | - |  |
| Suppression pulse stage |  |  |  |  |  |
| Input offset current at pin 5 during the suppression time $\mathrm{t}_{\mathrm{s}}$ | ${ }_{\text {io5 }}$ | - | 50 | 200 | nA |
| Output stage |  |  |  |  |  |
| Output resistance (pin 6) | $\mathrm{R}_{06}$ |  | w-ohm |  |  |
| Internal emitter resistance | $\mathrm{R}_{6-16}$ | - | 6 | - | k $\Omega$ |
| Current gain ( $\mathrm{I}_{5} / \mathrm{I}_{6}$ ) | $\mathrm{G}_{i 5 / 6}$ | - | 85 | - | dB |
| Pilot tone generation ( $\mathbf{1 9} \mathbf{~ k H z}$ ) Input impedance (pin 8) | $\left\|Z_{i 8}\right\|$ | - | - | 1 | $\Omega$ |
| Output impedance (pin 7) pin 8 open | $\left\|Z_{0} 7\right\|$ | 150 | - | - | $k \Omega$ |
| Output bias current (pin 7) | $\mathrm{l}_{0}$ | 0,7 | 1 | 1,3 | mA |
| Current gain ( $17 / I_{8}$ ) | $\mathrm{G}_{i 7 / 8}$ | - | 3 | - |  |
| High-pass amplifier |  |  |  |  |  |
| Input resistance (pin 15) | $\mathrm{R}_{\mathbf{i 1 5}}$ | 10 | - | - | $\mathrm{M} \Omega$ |
| Input bias current (pin 15) | $\mathrm{l}_{\mathrm{i} 15}$ | - | - | 7 | $\mu \mathrm{A}$ |
| Output resistance (pin 14) | $\mathrm{R}_{014}$ | - | - | 5 | $\Omega$ |
| Voltage gain ( $\mathrm{V}_{14 / 15 \text { ) }}$ | $\mathrm{G}_{\text {v14/15 }}$ | - | 1,4 | - |  |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A.G.C. amplifier; interference and noise detectors |  |  |  |  |  |
| Internal resistance (pins 13 and 14) | $\mathrm{R}_{13 \text {-14 }}$ | 1,5 | 2,0 | 2,5 | k $\Omega$ |
| Operational threshold voltage (uncontrolled); peak value (pin 14) |  |  |  |  |  |
| of the interference pulse detector | $\pm \mathrm{V}_{14 \text { int }} \mathrm{m}$ | - | 15 | - | mV |
| of the noise detector | $\pm V_{14 \mathrm{~nm}}$ | - | 6,5 | - | mV |
| Output voltage (peak value; pin 11) | $\mathrm{V}_{11-16 \mathrm{M}}$ | 5,2 | 5,8 | 6,4 | V |
| Output control current (pin 12) (peak value) | 112 M | 150 | 200 | 250 | $\mu \mathrm{A}$ |
| Output bias current (pin 12) | $\mathrm{l}_{012}$ | - | 2,5 | 6 | $\mu \mathrm{A}$ |
| Input threshold voltage for onset of control (pin 12) $\left(\mathrm{V}_{\mathrm{i}}(\mathrm{tr}) \mathrm{O}+3 \mathrm{~dB}\right)$ | $\begin{aligned} & V_{12-9} \\ & \text { or: } \end{aligned}$ | 360 | $\left\|\begin{array}{c} 425 \\ 0,66 V_{B E} \end{array}\right\|$ | 500 | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Suppression pulse generation (Schmitt trigger) |  |  |  |  |  |
| Switching threshold (pin 11) 1: gate disabled | $V_{11-16}$ | - | 3,2 | - | V |
| 2 : gate enabled | $\mathrm{V}_{11-16}$ | - | 2,0 | - | V |
| Switching hysteresis | $\Delta \mathrm{V}_{11-16}$ | - | 1,2 | - | $\checkmark$ |
| Input offset current (pin 11) | $\mathrm{l}_{\text {io11 }}$ | - | - | 100 | nA |
| Output current (pin 10) gate disabled; peak value | Io10M | 0,6 | 1 | 1,4 | mA |
| Reverse output current (pin 10) | ${ }^{\text {R }} 10$ | - | - | 2 | $\mu \mathrm{A}$ |
| Sensitivity (pin 10) | $\mathrm{V}_{10-16}$ | 2,5 | - | - | $\checkmark$ |

## APPLICATION INFORMATION

$V_{P}=12 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}=1 \mathrm{kHz}$; measured in Fig. 4; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range (pin 9) | $V_{P}$ | 7,5 | 12 | 16 | V |
| Quiescent supply current (pin 9) | Ip | 10 | 14 | 18 | mA |
| Signal path |  |  |  |  |  |
| D.C. input voltage (pin 1) | $V_{1-16}$ | - | 4,5 | - | V |
| Input impedance (pin 1); $f=40 \mathrm{kHz}$ | $\left\|Z_{i 1}\right\|$ | 35 | - | - | $k \Omega$ |
| D.C. output voltage (pin 6) | $\mathrm{V}_{6-16}$ | 2,4 | 2,8 | - | V |
| Output resistance (pin 6) | $\mathrm{R}_{06}$ | low-ohmic |  |  |  |
| Voltage gain ( $\mathrm{V}_{6} / \mathrm{V}_{1}$ ) | $\mathrm{G}_{\mathrm{v} 6 / 1}$ | 0 | 0,5 | 1 | dB |
| -3 dB point of low-pass filter | $\mathrm{f}_{(-3 \mathrm{~dB}}$ ) | - | 70 | - | kHz |
| Sensitivity for THD $<0,5 \%$ (peak-to-peak value) | $V_{i(p-p)}$ | 1,2 | 1,8 | - | V |
| Residual interference pulse after suppression (see Fig. 3); pin 7 to ground; $V_{i(t r) M}=100 \mathrm{mV}$; (peak-to-peak value) | $\mathrm{V}_{6-16}(\mathrm{p}-\mathrm{p})$ | - | - | 3 | mV |
| $\begin{aligned} & \text { Interference suppression at } R 13=0 ; \\ & \text { notes } 5 \text { and } 6 ; V_{i(r m s)}=30 \mathrm{mV} ; f=19 \mathrm{kHz} \\ & \text { (sinewave) } ; V_{i(t r) M}=60 \mathrm{mV} ; \mathrm{f}_{\mathrm{r}}=400 \mathrm{~Hz} \end{aligned}$ | $\alpha_{\text {int }}$ | 20 | 30 | - | dB |
| Interference processing |  |  |  |  |  |
| Input signal at pin 1; output signal at pin 10 |  |  |  |  |  |
| Suppression pulse threshold voltage; control function OFF (pin 9 connected to pin 12); r.m.s. value; note 1 |  |  |  |  |  |
| measured with sinewave input signal $\mathrm{f}=120 \mathrm{kHz} ;-\mathrm{V}_{10-9}>1 \mathrm{~V}$ <br> at $\mathrm{R} 13=0 \Omega$ | $V_{i}($ tr) rms | 8 | 11 | 14 | mV |
| at $\mathrm{R} 13=2,7 \mathrm{k} \Omega$ | $V_{i(t r)}$ rms | 18 | 28,5 | 40 | mV |
| voltage difference for safe triggering/ non-triggering (r.m.s. value) | $\Delta V_{i(r m s)}$ | - | 1 | - | mV |
| measured with interference pulses $\mathrm{f}=400 \mathrm{~Hz}$ (see Fig. 3); peak value at $\mathrm{R13}=0 \Omega$ | $V_{i(t r) M}$ | - | 19 | - | mV |
| at $R 13=2,7 \mathrm{k} \Omega$ | $V_{i(t r)} \mathrm{M}$ | - | 45 | - | mV |
| Suppression pulse duration (note 2) | $\mathrm{t}_{\mathrm{s}}$ | 24 | 27 | 30 | $\mu \mathrm{s}$ |


| parameters | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Noise threshold feedback control (notes 1 and 3) |  |  |  |  |  |
| Noise input voltage (r.m.s. value) $f=120 \mathrm{kHz}$ sinewave |  |  |  |  |  |
| $\begin{gathered} \text { for } V_{12-9}=300 \mathrm{mV} \\ \text { at R13 }=0 \Omega \end{gathered}$ | $\mathrm{V}_{\text {ni }}(\mathrm{rms})$ | 2,3 | 3,3 | 4,3 | mV |
| at $\mathrm{R} 13=2,7 \mathrm{k} \Omega$ | $V_{\text {ni }}(\mathrm{rms})$ | - | 8,2 | - | mV |
| $\begin{aligned} \text { for } V_{12-9} & =425 \mathrm{mV}\left(\mathrm{~V}_{\mathrm{i}(\operatorname{tr}) \mathrm{O}}+3 \mathrm{~dB}\right) \\ \text { at } R 13 & =0 \Omega \end{aligned}$ | $\mathrm{V}_{\text {ni }}(\mathrm{rms})$ | - | 7,3 | - | mV |
| at $\mathrm{R} 13=2,7 \mathrm{k} \Omega$ | $\mathrm{V}_{\text {ni }}(\mathrm{rms}$ ) | - | 16,5 | - | mV |
| $\begin{aligned} \text { for } V_{12-9} & =560 \mathrm{mV}\left(\mathrm{~V}_{\mathrm{i}(\operatorname{tr}) \mathrm{O}}+20 \mathrm{~dB}\right) \\ \text { at } \mathrm{R13} & =0 \Omega \end{aligned}$ | $\mathrm{V}_{\text {ni }}(\mathrm{rms})$ | 33 | 45 | 57 | mV |
| at $\mathrm{R13}=2,7 \mathrm{k} \Omega$ | $\mathrm{V}_{\text {ni }}(\mathrm{rms})$ | - | 107 | - | mV |
| Amplification control voltage by interference intensity (note 4) $V_{i(\mathrm{rms})}=50 \mathrm{mV} ; \mathrm{f}=19 \mathrm{kHz} ;$ |  |  |  |  |  |
| $V_{i(t r) M}=300 \mathrm{mV}$; r.m.s. value at repetition frequency $\mathrm{f}_{\mathrm{r}}=1 \mathrm{kHz}$ | $V_{\text {o6(rms) }}$ | 49 | - | 56 | mV |
| at repetition frequency $f_{r}=16 \mathrm{kHz}$ | $\mathrm{V}_{06}$ (rms) | 45 | - | 65 | mV |

## Notes to application information

1. The interference suppression and noise feedback control thresholds can be determined by R13 or a capacitive voltage divider at the input of the high-pass filter and they are defined by the following formulae:
$V_{i(t r)}=\left(1+R 13 / R_{S}\right) \times V_{i(t r) O}$ in which $R_{S}=2 \mathrm{k} \Omega$;
$V_{\mathrm{ni}}=\left(1+R 13 / R_{\mathrm{S}}\right) \times V_{\mathrm{niO}}$ in which $\mathrm{R}_{\mathrm{S}}=2 \mathrm{k} \Omega$.
2. The suppression pulse duration is determined by $\mathrm{C} 11=2,2 \mathrm{nF}$ and $\mathrm{R} 11=6,8 \mathrm{k} \Omega$.
3. The characteristic of the noise feedback control is determined by R12 (and R10).
4. The feedback control of the interference suppression threshold at higher repetition frequencies is determined by R10 (and R12).
5. The 19 kHz generator can be adjusted with $\mathrm{R}_{7-16}$ (and $\mathrm{R}_{7-8}$ ). Adjustment is not required if components with small tolerances are used e.g. $\Delta R<1 \%$ and $\Delta C<2 \%$.
6. Measuring conditions:

The peak output noise voltage ( $\mathrm{V}_{\text {no }} \mathrm{m}, \mathrm{CCITT}$ filter) shall be measured at the output with a deemphazing time $T=50 \mu \mathrm{~s}(\mathrm{R}=5 \mathrm{k} \Omega, \mathrm{C}=10 \mathrm{nF})$; the reference value of 0 dB is $\mathrm{V}_{\mathrm{o}}$ int with the 19 kHz generator short-circuited (pin 7 grounded).


Fig. 3 Measuring signal for interference suppression; at the input (pin 1) a square-wave is applied with a duration of $t_{t r}=10 \mu \mathrm{~s}$ and with rise and fall times $\mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}$.


Fig. 4 Application circuit diagram.

## 6 W AUDIO POWER AMPLIFIER IN CAR APPLICATIONS 10 W AUDIO POWER AMPLIFIER IN MAINS-FED APPLICATIONS

The TDA1010A is a monolithic integrated class-B audio amplifier circuit in a 9-lead single in-line (SIL) plastic package. The device is primarily developed as a 6 W car radio amplifier for use with $4 \Omega$ and $2 \Omega$ load impedances. The wide supply voltage range and the flexibility of the IC make it an attractive proposition for record players and tape recorders with output powers up to 10 W .
Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- low-cost external components
- good ripple rejection
- thermal protection


## QUICK REFERENCE DATA

| Supply voltage range | $V_{P}$ | 6 to 24 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Repetitive peak output current | IORM | max. $\quad 3 \mathrm{~A}$ |  |  |
| Output power at pin 2; $\mathrm{d}_{\text {tot }}=10 \%$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$ | $P_{0}$ | typ. | 6,4 |  |
| $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{0}$ | typ. | 6,2 |  |
| $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\mathrm{P}_{\mathrm{O}}$ | typ. | 3,4 | W |
| $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$; with additional bootstrap resistor of $220 \Omega$ between pins 3 and 4 | $\mathrm{P}_{0}$ | typ. | 9 | W |
| Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{d}_{\text {tot }}$ | typ. | 0,2 | \% |
| Input impedance preamplifier (pin 8) power amplifier (pin 6) | $\begin{aligned} & \left\|z_{i}\right\| \\ & \left\|z_{i}\right\| \end{aligned}$ | typ. | 30 |  |
| Total quiescent current at $\mathrm{V}_{P}=14,4 \mathrm{~V}$ | ${ }_{\text {tot }}$ | typ. | 31 | mA |
| Sensitivity for $\mathrm{P}_{\mathrm{O}}=5,8 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $V_{i}$ | typ. | 10 | mV |
| Operating ambient temperature | $\mathrm{T}_{\text {amb }}$ | -25 to $+150{ }^{\circ} \mathrm{C}$ |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |  |  |

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT 110B).


Fig. 1 Circuit diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage
Peak output current
Repetitive peak output current
Total power dissipation
Storage temperature
Operating ambient temperature
A.C. short-circuit duration of load during sine-wave drive; without heatsink at $V_{P}=14,4 \mathrm{~V} \quad t_{s c} \quad$ max. 100 hours


Fig. 2 Power derating curve.

## HEATSINK DESIGN

Assume $V_{P}=14,4 \mathrm{~V} ; R_{L}=2 \Omega ; T_{a m b}=60^{\circ} \mathrm{C}$ maximum; thermal shut-down starts at $T_{j}=150^{\circ} \mathrm{C}$. The maximum sine-wave dissipation in a $2 \Omega$ load is about $5,2 \mathrm{~W}$. The maximum dissipation for music drive will be about $75 \%$ of the worst-case sine-wave dissipation, so this will be $3,9 \mathrm{~W}$. Consequently, the total resistance from junction to ambient
$R_{\text {th } j-a}=R_{\text {th } j-\text { tab }}+R_{\text {th tab-h }}+R_{\text {th h-a }}=\frac{150-60}{3,9}=23 \mathrm{~K} / \mathrm{W}$.
Since $R_{\text {th } j-t a b}=10 \mathrm{~K} / \mathrm{W}$ and $R_{\text {th tab-h }}=1 \mathrm{~K} / \mathrm{W}$,
$R_{\text {th } h-a}=23-(10+1)=12 \mathrm{~K} / \mathrm{W}$.

## D.C. CHARACTERISTICS

Supply voltage range
Repetitive peak output current
Total quiescent current at $V_{P}=14,4 \mathrm{~V}$

| $V_{P}$ |  | 6 to 24 V |
| :--- | :--- | ---: |
| IORM | $<$ | 3 A |
| I $_{\text {tot }}$ | typ. | 31 mA |

## A.C. CHARACTERISTICS

$T_{a m b}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$ unless otherwise specified; see also Fig. 3.
A. F. output power (see Fig. 4) at $d_{\text {tot }}=10 \%$; measured at pin 2; with bootstrap
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$ (note 1 ) $\quad P_{\mathrm{C}}$
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ (note 1 and 2 )
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ (note 1)
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$; without bootstrap

| $\mathrm{P}_{\mathrm{O}}$ | typ. | $6,4 \mathrm{~W}$ |
| :---: | ---: | ---: |
| $\mathrm{P}_{\mathrm{O}}$ | $\left\{\begin{array}{c}> \\ \text { typ. }\end{array}\right.$ | $5,9 \mathrm{~W}$ |
| $\mathrm{P}_{\mathrm{O}}$ | typ. | $3,4 \mathrm{~W}$ |
| $\mathrm{P}_{\mathrm{O}}$ | typ. | $5,7 \mathrm{~W}$ |

$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$; with additional bootstrap resistor of $220 \Omega$ between pins 3 and 4
Voltage gain
preamplifier (note 3)
power amplifier
total amplifier
Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W}$
Efficiency at $P_{0}=6 \mathrm{~W}$
Frequency response ( -3 dB )
$P_{0} \quad$ typ. 9 W

Input impedance preamplifier (note 4)
power amplifier (note 5)
Output impedance of preamplifier; pin 7 (note 5)
$\left|z_{o}\right|$
typ. $\quad 24 \mathrm{~dB}$

| G $_{\mathrm{v} 1}$ | typ. $\quad 24 \mathrm{~dB}$ |
| :--- | :--- |
| 21 to 27 dB |  |

typ. $\quad 30 \mathrm{~dB}$
27 to 33 dB
typ. $\quad 54 \mathrm{~dB}$
51 to 57 dB
typ. $0,2 \%$
typ. $\quad 75 \%$
80 Hz to 15 kHz
typ. $\quad 30 \mathrm{k} \Omega$
20 to $40 \mathrm{k} \Omega$
typ. $20 \mathrm{k} \Omega$
14 to $26 \mathrm{k} \Omega$
typ. $\quad 20 \mathrm{k} \Omega$
14 to $26 \mathrm{k} \Omega$
Output voltage preamplifier (r.m.s. value) $\mathrm{d}_{\text {tot }}<1 \%$ (pin 7) (note 3)
Noise output voltage (r.m.s. value; note 6)
$\mathrm{R}_{\mathrm{S}}=0 \Omega$
$\mathrm{R}_{\mathrm{S}}=8,2 \mathrm{k} \Omega$
Ripple rejection at $f=1 \mathrm{kHz}$ to 10 kHz (note 7)
at $\mathrm{f}=100 \mathrm{~Hz} ; \mathrm{C} 2=1 \mu \mathrm{~F}$
Sensitivity for $\mathrm{P}_{\mathrm{O}}=5,8 \mathrm{~W}$
Bootstrap current at onset of clipping; pin 4 (r.m.s. value)

| $V_{0}(\mathrm{rms})$ | $>$ | $0,7 \mathrm{~V}$ |
| :--- | :--- | :--- |
| $V_{n}(\mathrm{rms})$ | typ. | $0,3 \mathrm{mV}$ |
| $V_{n}(\mathrm{rms})$ | typ. | $0,7 \mathrm{mV}$ |
| $R R$ | $>$ | 42 mV |
| $R R$ | $>$ | 37 dB |
| $V_{i}$ | typ. | 10 mV |
| $\mathrm{I}_{4}$ (rms) | typ. | 30 mA |

## Notes

1. Measured with an ideal coupling capacitor to the speaker load.
2. Up to $P_{o} \leqslant 3 W: d_{\text {tot }} \leqslant 1 \%$.
3. Measured with a load impedance of $20 \mathrm{k} \Omega$.
4. Independent of load impedance of preamplifier.
5. Output impedance of preamplifier $\left(\left|Z_{0}\right|\right)$ is correlated (within $10 \%$ ) with the input impedance ( $\left|Z_{i}\right|$ ) of the power amplifier.
6. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz ( 12 dB /octave).
7. Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude: 2 V ).
8. The tab must be electrically floating or connected to the substrate (pin 9).


Fig. 3 Test circuit.


Fig. 4 Output power of the circuit of Fig. 3 as a function of the supply voltage with the load impedance as a parameter; typical values. Solid lines indicate the power across the load, dashed lines that available at pin 2 of the TDA1010. $R_{L}=2 \Omega(1)$ has been measured with an additional $220 \Omega$ bootstrap resistor between pins 3 and 4 . Measurements were made at $f=1 \mathrm{kHz}, d_{\text {tot }}=10 \%, T_{a m b}=25^{\circ} \mathrm{C}$.

Fig. 5 See next page.
Total harmonic distortion in the circuit of Fig. 3 as a function of the output power with the load impedance as a parameter; typical values. Solid lines indicate the power across the load, dashed lines that available at pin 2 of the TDA1010. $\mathrm{R}_{\mathrm{L}}=2 \Omega(1)$ has been measured with an additional $220 \Omega$ bootstrap resistor between pins 3 and 4 . Measurements were made at $f=1 \mathrm{kHz}, V_{p}=14,4 \mathrm{~V}$.


Fig. 5 For caption see preceding page.


Fig. 6 Frequency characteristics of the circuit of Fig. 3 for three values of load impedance; typical values. $P_{\mathrm{O}}$ relative to $0 \mathrm{~dB}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V}$.


Fig. 7 Total power dissipation (solid lines) and the efficiency (dashed lines) of the circuit of Fig. 3 as a function of the output power with the load impedance as a parameter (for $R_{L}=2 \Omega$ an external bootstrap resistor of $220 \Omega$ has been used); typical values. $V_{P}=14,4 \mathrm{~V} ; f=1 \mathrm{kHz}$.

7277915


Fig. 8 Thermal resistance from heatsink to ambient of a $1,5 \mathrm{~mm}$ thick bright aluminium heatsink as a function of the single-sided area of the heatsink with the total power dissipation as a parameter.

Fig. 9 Complete mono audio amplifier of a car radio.

APPLICATION INFORMATION


Fig. 10 Track side of printed-circuit board used for the circuit of Fig. 9; p.c. board dimensions $92 \mathrm{~mm} \times 52 \mathrm{~mm}$.


Fig. 11 Component side of printed-circuit board showing component layout used for the circuit of Fig. 9.


Fig. 12 Complete stereo car radio amplifier.

showing component layout used for the circuit of Fig. 12. Balance control is not on the p.c. board.


7277933
Fig. 13 Track side of printed-circuit board used for the circuit of Fig. 12; p.c. board dimensions $83 \mathrm{~mm} \times 65 \mathrm{~mm}$.


Fig. 15 Channel separation of the circuit of Fig. 12 as a function of the frequency.


Fig. 16 Power supply of circuit of Fig. 17.

Fig. 17 Complete mains-fed ceramic stereo pick-up amplifier; for power supply see Fig. 16.


Fig. 18 Track side of printed-circuit board used for the circuit of Fig. 17 (Fig. 16 partly); p.c. board dimensions $169 \mathrm{~mm} \times 118 \mathrm{~mm}$.


Fig. 19 Component side of printed-circuit board showing component layout used for the circuit of Fig. 17 (Fig. 16 partly).


Fig. 20 Channel separation of the circuit of Fig. 17 as a function of frequency.

## 2 TO 6 W AUDIO POWER AMPLIFIER

The TDA1011 is a monolithic integrated audio amplifier circuit in a 9 -lead single in-line (SIL) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a $4 \Omega$ load impedance. The device can deliver up to 6 W into $4 \Omega$ at 16 V loaded supply in mains-fed applications. The maximum permissible supply voltage of 24 V makes this circuit very suitable for d.c. and a.c. apparatus, while the very low applicable supply voltage of $3,6 \mathrm{~V}$ permits 6 V applications. Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- thermal protection
- high input impedance
- low current drain
- limited noise behaviour at radio frequencies


## QUICK REFERENCE DATA

| Supply voltage range | $V_{P}$ | 3,6 to 20 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Peak output current | IOM | max. | 3 A |  |
| Output power at $\mathrm{d}_{\text {tot }}=10 \%$ |  |  |  |  |
| $V_{P}=16 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{\mathrm{o}}$ | typ. | 6,5 W |  |
| $V_{P}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ |  | typ. | 4,2 W |  |
| $V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ $V_{P}=6 \mathrm{~V} \cdot \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{\mathrm{O}}$ | typ. | 2,3 W |  |
| $V_{P}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{0}$ | typ. | 1,0 W |  |
| Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{d}_{\text {tot }}$ | typ. | 0,2 \% |  |
| Input impedance |  |  |  |  |
| preamplifier (pin 8) power amplifier (pin 6) | $\left\|z_{i}\right\|$ | $>$ |  |  |
| power amplifier (pin 6) | $\left\|z_{i}\right\|$ | typ. |  | $\mathrm{k} \Omega$ |
| Total quiescent current | $\mathrm{I}_{\text {tot }}$ | typ. |  | mA |
| Operating ambient temperature | Tamb | -25 to |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to | 150 |  |

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT110B).

TDA1011


Fig. 1 Circuit diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage
Peak output current
Total power dissipation
Storage temperature
Operating ambient temperature

| $V_{P}$ | max. | 24 |
| :--- | ---: | ---: |
| V |  |  |
| $\mathrm{l}_{\mathrm{OM}}$ | max. | 3 A |
| see derating curve | Fig. 2 |  |
| $\mathrm{~T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | -25 to +150 | ${ }^{\circ} \mathrm{C}$ |

A.C. short-circuit duration of load during sine-wave drive; $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} \quad \mathrm{t}_{\mathrm{sc}} \quad$ max. 100 hours


Fig. 2 Power derating curve.

## HEATSINK DESIGN

Assume $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{T}_{\mathrm{amb}}=60^{\circ} \mathrm{C}$ maximum; $\mathrm{P}_{\mathrm{O}}=3,8 \mathrm{~W}$.
The maximum sine-wave dissipation is $1,8 \mathrm{~W}$.
The derating of $10 \mathrm{~K} / \mathrm{W}$ of the package requires the following external heatsink (for sine-wave drive):
$R_{\text {th } j-a}=R_{\text {th } j-t a b}+R_{\text {th tab-h }}+R_{\text {th h-a }}=\frac{150-60}{1,8}=50 \mathrm{~K} / \mathrm{W}$.
Since $R_{\text {th } j-t a b}=10 \mathrm{~K} / \mathrm{W}$ and $R_{\text {th tab-h }}=1 \mathrm{~K} / \mathrm{W}, R_{\text {th h-a }}=50-(10+1)=39 \mathrm{~K} / \mathrm{W}$.

## D.C. CHARACTERISTICS

## Supply voltage range

| $V_{p}$ | 3,6 to 20 V |  |  |
| :---: | :---: | :---: | :---: |
| IORM | < |  | A |
| ${ }^{\text {tot }}$ | $\stackrel{\text { typ. }}{ }$ | 14 |  |

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$ unless otherwise specified; see also Fig. 3.
A.F. output power at $d_{\text {tot }}=10 \%$ (note 1)
with bootstrap:

$$
V_{P}=16 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega
$$

$$
\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega
$$

$$
V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega
$$

$$
V_{P}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega
$$

without bootstrap:

$$
\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega
$$

Voltage gain:

$$
\text { preamplifier (note } 2 \text { ) }
$$

power amplifier
total amplifier
Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1,5 \mathrm{~W}$
Frequency response; -3 dB (note 3)
Input impedance:
preamplifier (note 4)
power amplifier
Output impedance preamplifier
Output voltage preamplifier (r.m.s. value)
$d_{\text {tot }}<1 \%$ (note 2)
Noise output voltage (r.m.s. value; note 5)
$R_{S}=0 \Omega$
$R_{S}=10 \mathrm{k} \Omega$
Noise output voltage at $f=500 \mathrm{kHz}$ (r.m.s. value)

$$
\mathrm{B}=5 \mathrm{kHz} ; \mathrm{R}_{\mathrm{S}}=0 \Omega
$$

Ripple rejection (note 6)

$$
\begin{aligned}
& f=1 \text { to } 10 \mathrm{kHz} \\
& \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{C} 2=1 \mu \mathrm{~F}
\end{aligned}
$$

Bootstrap current at onset of clipping; pin 4 (r.m.s. value)

| $\mathrm{P}_{\mathrm{o}}$ | typ. | 6,5 W |
| :---: | :---: | :---: |
| $\mathrm{P}_{0}$ | > | 3,6 W |
| Po | typ. | 4,2 W |
| $\mathrm{P}_{\mathrm{o}}$ | typ. | 2,3 W |
| $\mathrm{P}_{0}$ | typ. | 1,0 W |
| $\mathrm{P}_{\mathrm{o}}$ | typ. | 3,0 W |
| $\mathrm{G}_{\mathrm{v} 1}$ | typ. $21$ | $\begin{array}{r} 23 \mathrm{~dB} \\ \text { to } 25 \mathrm{~dB} \end{array}$ |
| $\mathrm{G}_{\mathrm{v} 2}$ | typ. 27 | $\begin{array}{r} 29 \mathrm{~dB} \\ \text { to } 31 \mathrm{~dB} \end{array}$ |
| $\mathrm{G}_{\mathrm{v} \text { tot }}$ | $\begin{aligned} & \text { typ. } \\ & 50 \end{aligned}$ | $\begin{array}{r} 52 \mathrm{~dB} \\ \text { to } 54 \mathrm{~dB} \end{array}$ |
| $\mathrm{d}_{\text {tot }}$ | $\stackrel{\text { typ. }}{<}$ | $\begin{array}{r} 0,3 \% \\ 1 \% \end{array}$ |
| B | 60 Hz | to 15 kHz |
| $\left\|z_{i 1}\right\|$ | > | $100 \mathrm{k} \Omega$ |
| $\mid Z_{i 2}$ | typ. | $20 \mathrm{k} \Omega$ |
| $\left\|Z_{01}\right\|$ | typ. | $1 \mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{o}}(\mathrm{rms})$ | $>$ | 0,7 V |
| $V_{\mathrm{n}}(\mathrm{rms})$ | typ. | 0,2 mV |
| $V_{\mathrm{n}}(\mathrm{rms})$ | $\stackrel{\text { typ. }}{<}$ | $\begin{aligned} & 0,6 \mathrm{mV} \\ & 1,4 \mathrm{mV} \end{aligned}$ |
| $V_{\mathrm{n}}(\mathrm{rms})$ | typ. | $8 \mu \mathrm{~V}$ |
| RR | typ. | 42 dB |
| RR | > | 35 dB |
| '4(rms) | typ. | 35 mA |

Notes

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of $20 \mathrm{k} \Omega$.
3. Measured at $P_{\mathrm{O}}=1 \mathrm{~W}$; the frequency response is mainly determined by C 1 and C 3 for the low frequencies and by C 4 for the high frequencies.
4. Independent of load impedance of preamplifier.
5. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz ( $12 \mathrm{~dB} / \mathrm{octave}$ ).
6. Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude : 2 V ).
7. The tab must be electrically floating or connected to the substrate (pin 9).


Fig. 3 Test circuit.

## APPLICATION INFORMATION



Fig. 4 Circuit diagram of a 4 W amplifier.


Fig. 5 Total quiescent current as a function of supply voltage.


Fig. 6 Track side of printed-circuit board used for the circuit of Fig. 4; p.c. board dimensions $62 \mathrm{~mm} \times 48 \mathrm{~mm}$.


Fig. 7 Component side of printed-circuit board showing component layout used for the circuit of Fig. 4.


Fig. 8 Total harmonic distortion as a function of output power across $R_{L}$; — with bootstrap; -- without bootstrap; $f=1 \mathrm{kHz}$; typical values. The available output power is $5 \%$ higher when measured at pin 2 (due to series resistance of C 10 ).


Fig. 9 Output power across $R_{L}$ as a function of supply voltage with bootstrap; $d_{\text {tot }}=10 \%$; typical values. The available output power is $5 \%$ higher when measured at pin 2 (due to series resistance of C 10 ).


Fig. 10 Voltage gain as a function of frequency; $P_{0}$ relative to $0 \mathrm{~dB}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$.


Fig. 11 Total harmonic distortion as a function of frequency; $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$.


Fig. 12 Ripple rejection as a function of R 2 (see Fig .4 ); $\mathrm{R}_{\mathrm{S}}=0$; typical values.


Fig. 13 Noise output voltage as a function of R2 (see Fig. 4); measured according to A-curve; capacitor C 5 is adapted for obtaining a constant bandwidth.


Fig. 14 Noise output voltage as a function of frequency; curve a : total amplifier; curve b: power amplifier; $\mathrm{B}=5 \mathrm{kHz} ; \mathrm{R}_{\mathrm{S}}=0$; typical values.


Fig. 15 Voltage gain as a function of R2 (see Fig. 4).

## 4 W AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL

## GENERAL DESCRIPTION

The TDA 1013B is an integrated audio amplifier circuit with DC volume control, encapsulated in a 9 -lead single in-line (SIL) plastic package. The wide supply voltage range makes this circuit ideal for applications in mains and battery-fed apparatus such as television receivers and record players.
The DC volume control stage has a logarithmic control characteristic with a range of more than 80 dB ; control is by means of a DC voltage variable between 2 and 6.5 V .
The audio amplifier has a well defined open loop gain and a fixed integrated closed loop. This device requires only a few external components and offers stability and performance.

## Features

- Few external components
- Fixed gain
- Wide supply voltage range
- High signal-to-noise ratio
- Wide control range
- Thermal protection
- Pin compatible with TDA1013A


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage |  | $V_{p}$ | 10 | 18 | 40 | V |
| Repetitive peak output current |  | 'ORM | - | - | 1.5 | A |
| Total sensitivity | $\mathrm{P}_{\mathrm{o}}=2.5 \mathrm{~W} ;$ <br> DC control at max. gain | $v_{i}$ | 44 | 55 | 69 | mV |
| Audio amplifier |  |  |  |  |  |  |
| Output power | THD $=10 \% ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\mathrm{P}_{\mathrm{o}}$ | 4.0 | 4.2 | - | W |
| Total harmonic distortion | $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | THD | - | 0.15 | 0.1 | \% |
| Sensitivity | $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ | $V_{i}$ | 100 | 125 | 160 | mV |
| DC volume control unit |  |  |  |  |  |  |
| Gain control range |  | $\left\|\Delta G_{v}\right\|$ | 80 | - | - | dB |
| Signal handling | $\begin{aligned} & \mathrm{THD}<1 \% ; \\ & \mathrm{DC} \text { control }=0 \mathrm{~dB} \end{aligned}$ | $\mathrm{V}_{i}$ | 1.2 | 1.7 | - | V |
| Sensitivity (pin 6) | $V_{o}=125 \mathrm{mV} ;$ <br> max. voltage gain | $\mathrm{V}_{\mathrm{i}}$ | 39 | 45 | 55 | mV |
| Input impedance (pin 8) |  | $\left\|z_{i}\right\|$ | 23 | 29 | 35 | k $\Omega$ |

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT110B).


Fig. 1 Block diagram.

## PINNING

1 signal ground
2 amplifier output
3 supply voltage
4 electronic filter
5 amplifier input
6 control unit output
7 control voltage
8 control unit input
9 power ground

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | symbol | min . | max. | unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{P}$ | - | 40 | V |
| Non-repetitive peak output current | IOSM | - | 3 | A |
| Repetitive peak output current | IORM | - | 1.5 | A |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -65 | + 150 | ${ }^{\circ} \mathrm{C}$ |
| Crystal temperature | $\mathrm{T}_{\mathrm{c}}$ | - | + 150 | ${ }^{\circ} \mathrm{C}$ |
| Total power dissipation | $\mathrm{P}_{\text {tot }}$ | see Fig. 2 |  |  |



Fig. 2 Power derating curve.

## HEATSINK DESIGN EXAMPLE

Assume $V_{P}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{T}_{\mathrm{amb}}=60^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{C}}=150^{\circ} \mathrm{C}$ (max.) ; for a 4 W application, the maximum dissipation is approximately 2.5 W . The thermal resistance from junction to ambient can be expressed as:
$R_{\text {th } j-a}=R_{\text {th } j-t a b}+R_{\text {th tab-h }}+R_{\text {th h-a }}=$
$\frac{T_{j \max }-T_{a \operatorname{mb} \max }}{P_{\max }}=\frac{150-60}{2.5}=36 \mathrm{~K} / \mathrm{W}$
Since $R_{\text {th } j-t a b}=9 \mathrm{~K} / \mathrm{W}$ and $R_{\text {th tab-h }}=1 \mathrm{~K} / \mathrm{W}, R_{\text {th h-a }}=36-(9+1)=26 \mathrm{~K} / \mathrm{W}$.

## CHARACTERISTICS

$V_{P}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; see Fig. 10 ; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{P}$ | 10 | 18 | 40 | $\checkmark$ |
| Total quiescent current |  | $I_{\text {tot }}$ | - | 25 | 60 | mA |
| Noise output voltage | note 1 |  |  |  |  |  |
| at maximum gain | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | $V_{n}$ | - | 0.5 | - | mV |
| at maximum gain | $\mathrm{R}_{\mathrm{S}}=5 \mathrm{k} \Omega$ | $V_{n}$ | - | 0.6 | 1.4 | mV |
| at minimum gain | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | $V_{n}$ | - | 0.25 | - | mV |
| Total sensitivity | $P_{0}=2.5 \mathrm{~W} ;$ <br> DC control at max. gain | $\mathrm{V}_{\mathrm{i}}$ | 44 | 55 | 69 | mV |
| Audio amplifier |  |  |  |  |  |  |
| Repetitive peak output current |  | IORM | - | - | 1.5 | A |
| Output power | THD $=10 \% ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\mathrm{P}_{0}$ | 4.0 | 4.2 | - | W |
| Total harmonic distortion | $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | THD | - | 0.15 | 1.0 | \% |
| Sensitivity | $\mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ | $V_{i}$ | 100 | 125 | 160 | mV |
| Input impedance (pin 5) |  | $\left\|Z_{i}\right\|$ | 100 | 200 | 500 | $\mathrm{k} \Omega$ |
| Power bandwidth |  | Bp | - | $\begin{aligned} & 30 \text { to } \\ & 40000 \end{aligned}$ | - | Hz |
| DC volume control unit Gain control range |  | $\left\|\Delta G_{v}\right\|$ | 80 | 90 | - | dB |
| Signal handling | $\begin{aligned} & \mathrm{THD}<1 \% ; \\ & \mathrm{DC} \text { control }=0 \mathrm{~dB} \end{aligned}$ | $\mathrm{V}_{\mathrm{i}}$ | 1.2 | 1.7 | - | V |
| Sensitivity (pin 6) | $\begin{aligned} & V_{\mathrm{O}}=125 \mathrm{mV} ; \\ & \text { max. voltage gain } \end{aligned}$ | $V_{i}$ | 39 | 44 | 55 | mV |
| Input impedance (pin 8) |  | $\left\|Z_{i}\right\|$ | 23 | 29 | 35 | $k \Omega$ |
| Output impedance (pin 6) |  | $\left\|Z_{0}\right\|$ | 45 | 60 | 75 | $\Omega$ |

Note to the characteristics

1. Measured in a bandwidth in accordance with IEC 179, curve ' $A$ '.

## APPLICATION INFORMATION



Fig. 3 Output power as a function of supply voltage; $f=1 \mathrm{kHz}$; THD $=10 \%$ and control voltage $\left(\mathrm{V}_{7}\right)=6.5 \mathrm{~V}$.


Fig. 4 Power dissipation as a function of output power; $\mathrm{V}_{\mathrm{P}}=18 \mathrm{~V}$; $f=1 \mathrm{kHz} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ and control voltage $\left(\mathrm{V}_{7}\right)=6.5 \mathrm{~V}$.

## APPLICATION INFORMATION (continued)



Fig. 5 Power bandwidth; $\mathrm{V}_{\mathrm{P}}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$;
THD $=10 \%$ and control voltage $\left(V_{7}\right)=6.5 \mathrm{~V}$.


Fig. 6 Total harmonic distortion as a function of frequency; $\mathrm{V}_{\mathrm{P}}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega ; \mathrm{P}_{\mathrm{O}}=2.5 \mathrm{~W}$ and control voltage $=6.5 \mathrm{~V}$.


Fig. 7 Total harmonic distortion as a function of output power; $\mathrm{V}_{\mathrm{P}}=18 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ and control voltage $=6.5 \mathrm{~V}$.


Fig. 8 Typical control curve.

## APPLICATION INFORMATION (continued)



Fig. 9 Noise output voltage as a function of the control voltage; $\mathrm{V}_{\mathrm{P}}=18 \mathrm{~V}$; $R_{L}=8 \Omega$ (in accordance with IEC 179, curve ' $A$ ').

(1) Belongs to power supply circuitry.

Fig. 10 Application diagram.

## 1 TO 4 W AUDIO POWER AMPLIFIER

The TDA1015 is a monolithic integrated audio amplifier circuit in a 9 -lead single in-line (SIL) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a $4 \Omega$ load impedance. The very low applicable supply voltage of $3,6 \mathrm{~V}$ permits 6 V applications. Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- thermal protection
- high input impedance
- low current drain
- limited noise behaviour at radio frequencies


## QUICK REFERENCE DATA

| Supply voltage range |  | 3,6 to 18 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Peak output current | IOM | max. | 2,5 A |  |
| Output power at $\mathrm{d}_{\text {tot }}=10 \%$ |  |  |  |  |
| $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{0}$ | typ. | 4,2 |  |
| $V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{\mathrm{o}}$ | typ. | 2,3 |  |
| $\mathrm{V}_{\mathrm{P}}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{\mathrm{O}}$ | typ. | 1,0 | W |
| Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{d}_{\text {tot }}$ | typ. | 0,3 | \% |
| Input impedance |  |  |  |  |
| preamplifier (pin 8) | $\left\|z_{i}\right\|$ | > | 100 |  |
| power amplifier (pin 6) | $\left\|z_{i}\right\|$ | typ. | 20 |  |
| Total quiescent current | $\mathrm{I}_{\text {tot }}$ | typ. | 14 | mA |
| Operating ambient temperature | Tamb | -25 to $+150{ }^{\circ} \mathrm{C}$ |  |  |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |  |  |

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT 110B).

Fig. 1 Circuit diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage
Peak output current
Total power dissipation
Storage temperature
Operating ambient temperature
A.C. short-circuit duration of load during sine-wave drive; $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V}$
$V_{p} \quad \max \quad 18 \mathrm{~V}$
IOM max. 2,5 A
see derating curve Fig. 2
$\mathrm{T}_{\text {stg }} \quad-55$ to $+150{ }^{\circ} \mathrm{C}$
Tamb $\quad-25$ to $+150{ }^{\circ} \mathrm{C}$


Fig. 2 Power derating curve.

## HEATSINK DESIGN

Assume $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{T}_{\mathrm{amb}}=45^{\circ} \mathrm{C}$ maximum.
The maximum sine-wave dissipation is $1,8 \mathrm{~W}$.
$R_{\text {th } j-a}=R_{\text {th } j-t a b}+R_{\text {th tab-h }}+R_{\text {th h-a }}=\frac{150-45}{1,8}=58 \mathrm{~K} / \mathrm{W}$.
Where $R_{\text {th } j-a}$ of the package is $45 \mathrm{~K} / \mathrm{W}$, so no external heatsink is required.

## TDA1015

## D.C. CHARACTERISTICS

Supply voltage range
Repetitive peak output current
Total quiescent current at $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V}$


## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz}$ unless otherwise specified; see also Fig. 3.
A.F. output power at $d_{\text {tot }}=10 \%$ (note 1)
with bootstrap:
$V_{P}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$
$V_{P}=9 V ; R_{L}=4 \Omega$
$V_{P}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$
without bootstrap:
$V_{P}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$
Voltage gain:
preamplifier (note 2)
power amplifier
total amplifier

Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=1,5 \mathrm{~W}$
Frequency response; -3 dB (note 3 )
Input impedance:
preamplifier (note 4)
power amplifier
Output impedance preamplifier

| $\mathrm{P}_{\mathrm{o}}$ | typ. | 4,2 W |
| :---: | :---: | :---: |
| $P_{0}$ | typ. | 2,3 W |
| $P_{0}$ | typ. | $1,0 \mathrm{~W}$ |
| $\mathrm{P}_{\mathrm{o}}$ | typ. | $3,0 \mathrm{~W}$ |
| $\mathrm{G}_{\mathrm{v} 1}$ | typ. | 23 dB |
| $\mathrm{G}_{\mathrm{v} 2}$ | typ. | 29 dB |
| $\mathrm{G}_{\mathrm{v} \text { tot }}$ | typ. $49$ | $\begin{array}{r} 52 \mathrm{~dB} \\ \text { to } 55 \mathrm{~dB} \end{array}$ |
| $\mathrm{d}_{\text {tot }}$ | $\stackrel{\text { typ. }}{<}$ | $\begin{aligned} & 0,3 \% \\ & \text { 1,0 \% } \end{aligned}$ |
| B | 60 Hz | to 15 kHz |
| $Z_{i 1}$ \| | $>$ | $\begin{aligned} & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |
| $\mathrm{Z}_{\mathrm{i} 2} \mid$ | typ. | $20 \mathrm{k} \Omega$ |
| $\left\|Z_{01}\right\|$ | typ. | $1 \mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{o}}$ (rms) | typ. | 0,8 V |
| $V_{n}(\mathrm{rms})$ | typ. | $0,2 \mathrm{mV}$ |
| $V_{\mathrm{n}}(\mathrm{rms})$ | typ. | $0,5 \mathrm{mV}$ |
| $V_{n}(\mathrm{rms})$ | typ. | $8 \mu \mathrm{~V}$ |
| RR | typ. | 38 dB |

## Notes

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of $20 \mathrm{k} \Omega$.
3. Measured at $P_{O}=1 \mathrm{~W}$; the frequency response is mainly determined by C 1 and C 3 for the low frequencies and by C 4 for the high frequencies.
4. Independent of load impedance of preamplifier.
5. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz ( 12 dB /octave).
6. Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude: 2 V ).
7. The tab must be electrically floating or connected to the substrate (pin 9).


Fig. 3 Test circuit.

## APPLICATION INFORMATION



Fig. 4 Circuit diagram of a 1 to 4 W amplifier.


Fig. 5 Total quiescent current as a function of supply voltage.


Fig. 6 Total harmonic distortion as a function of output power across $\mathrm{R}_{\mathrm{L}}$; _ with bootstrap; --- without bootstrap; $f=1 \mathrm{kHz}$; typical values. The available output power is $5 \%$ higher when measured at pin 2 (due to series resistance of C10).


Fig. 7 Output power across $R_{L}$ as a function of supply voltage with bootstrap; $d_{\text {tot }}=10 \%$; typical values. The available output power is $5 \%$ higher when measured at pin 2 (due to series resistance of C 10 ).


Fig. 8 Voltage gain as a function of frequency; $P_{0}$ relative to $0 \mathrm{~dB}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$.


Fig. 9 Total harmonic distortion as a function of frequency; $\mathrm{P}_{\mathrm{O}}=1 \mathrm{~W} ; \mathrm{V}_{\mathrm{P}}=12 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$.


Fig. 10 Ripple rejection as a function of R 2 (see Fig. 4); $\mathrm{R}_{\mathrm{S}}=0$; typical values.


Fig. 11 Noise output voltage as a function of R2 (see Fig. 4); measured according to A-curve; capacitor C5 is adapted for obtaining a constant bandwidth.

## TDA1015



Fig. 12 Noise output voltage as a function of frequency; curve a: total amplifier; curve b: power amplifier; $\mathrm{B}=5 \mathrm{kHz} ; \mathrm{R}_{\mathrm{S}}=0$; typical values.


Fig. 13 Voltage gain as a function of R2 (see Fig. 4).

## 0,5 W AUDIO POWER AMPLIFIER

## GENERAL DESCRIPTION

The TDA1015T is a low-cost audio amplifier which can deliver up to $0,5 \mathrm{~W}$ output power into a $16 \Omega$ load impedance at a supply voltage of 9 V . The amplifier is specially designed for portable applications such as radios and recorders. The IC has a very low supply voltage requirement ( $3,6 \mathrm{~V}$ min.).

## Features

- High input impedance
- Separated preamplifier and power amplifier
- Limited noise behaviour at radio frequencies
- Short-circuit protected
- Miniature encapsulation


## QUICK REFERENCE DATA

| Supply voltage range | $V_{P}$ | 3,6 to 12 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Peak output current | IOM | max. |  | A |
| Output power | $\mathrm{P}_{0}$ | typ. | 0,5 | W |
| Voltage gain power amplifier | $\mathrm{G}_{\mathrm{v} 1}$ | typ. |  |  |
| Voltage gain preamplifier | $\mathrm{G}_{\mathrm{v} 2}$ | typ. | 23 |  |
| Total quiescent current | $I_{\text {tot }}$ | max. | 22 |  |
| Operating ambient temperature range | Tamb | -25 to $+150{ }^{\circ} \mathrm{C}$ |  |  |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |  |  |

## PACKAGE OUTLINE

8-lead mini-pack; plastic (SO8; SOT96A).


Fig. 1 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage
Peak output current
Total power dissipation
Storage temperature range
A.C. short-circuit duration of load during sine-wave drive at $V_{P}=9 \mathrm{~V}$
$\begin{array}{lrr}V_{P} & \text { max. } & 12 \mathrm{~V} \\ \mathrm{I}_{\mathrm{OM}} & \text { max. } & 1 \mathrm{~A}\end{array}$ see derating curve Fig. 2
-55 to $+150{ }^{\circ} \mathrm{C}$
$t_{s c}$
max.
1 hour


Fig. 2 Power derating curve.

## CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=16 \Omega ; \mathrm{f}=1 \mathrm{kHz}$; see Fig. 3; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{P}$ | 3,6 | 9 | 12 | V |
| Repetitive peak output current | IORM | - | - | 1 | A |
| Total quiescent current | $I_{\text {tot }}$ | - | 12 | 22 | mA |
| A.F. output power at $d_{\text {tot }}=10 \%$ (note 1) |  |  |  |  |  |
| $V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=16 \Omega$ | $\mathrm{P}_{0}$ | - | 0,5 | - | w |
| $V_{P}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$ | $\mathrm{P}_{0}$ | - | 0,3 | - | W |
| Voltage gain power amplifier | $\mathrm{G}_{\mathrm{v} 1}$ | - | 29 | - | dB |
| Voltage gain preamplifier (note 2) | $\mathrm{G}_{\mathrm{v} 2}$ | - | 23 | - | dB |
| Total voltage gain | $\mathrm{G}_{\text {tot }}$ | 49 | 52 | 55 | dB |
| Frequency response at -3 dB (note 3) | B | - | $\begin{array}{r} 60 \text { to } \\ 15000 \end{array}$ | - | Hz |
| Input impedance power amplifier | $\left\|Z_{i 1}\right\|$ | - | 20 | - | k $\Omega$ |
| Input impedance preamplifier (note 4) | $\left\|Z_{i 2}\right\|$ | 100 | 200 | - | $k \Omega$ |
| Output impedance preamplifier | $\left\|Z_{02}\right\|$ | 0,5 | 1 | 1,5 | $k \Omega$ |
| Output voltage preamplifier (r.m.s. value) $d_{\text {tot }}<1 \%$ (note 2) | $\mathrm{V}_{\mathrm{o}}$ (rms) | - | 0,7 | - | V |
| Noise output voltage (r.m.s. value) (note 5) |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | $V_{\mathrm{n}}(\mathrm{rms})$ | - | 0,2 | - | mV |
| $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega$ | $V_{\mathrm{n}}(\mathrm{rms})$ | - | 0,5 | - | mV |
| Noise output voltage (r.m.s. value) $\mathrm{f}=500 \mathrm{kHz} ; \mathrm{B}=5 \mathrm{kHz} ; \mathrm{RS}=0 \Omega$ | $\mathrm{V}_{\mathrm{n}}$ (rms) | - | 8 | - | $\mu \mathrm{V}$ |
| $\begin{aligned} & \text { Ripple rejection at } \mathrm{f}=100 \mathrm{~Hz} ; \\ & \quad \mathrm{C} 2=1 \mu \mathrm{~F} \text { (note } 6 \text { ) } \end{aligned}$ | RR | - | 38 | - | dB |

## Notes to the characteristics

1. Output power is measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistance of $20 \mathrm{k} \Omega$.
3. The frequency response is mainly determined by the capacitors, C1, C3 (low frequency) and C4 (high frequency).
4. Independent of load impedance of preamplifier.
5. Effective unweighted r.m.s. noise voltage measured in a bandwidth from 60 Hz to 15 kHz (slopes $12 \mathrm{~dB} /$ octave).
6. Ripple rejection measured with a source impedance between 0 and $2 \mathrm{k} \Omega$ (maximum ripple amplitude of 2 V ).

## APPLICATION INFORMATION



Fig. 3 Test circuit.


Fig. 4 Total quiescent current as a function of supply voltage.


Fig. 5 Output power as a function of supply voltage; $d_{\text {tot }}=10 \% ; f=1 \mathrm{kHz}$.
—_ measured in Fig. 3
____ measured with a $1,5 \mathrm{M} \Omega$ resistor connected between pins 7 and 2 .


Fig. 6 Total distortion as a function of output power; $V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=16 \Omega ; \mathrm{f}=1 \mathrm{kHz}$.
——measured in Fig. 3
----- measured with a $1,5 \mathrm{M} \Omega$ resistor connected between pins 7 and 2.


Fig. 7 Application circuit for power stage only and battery power supply; $\mathrm{G}_{\mathrm{v} 1}=29 \mathrm{~dB} ;\left|\mathrm{Z}_{\mathbf{i} 1}\right|=20 \mathrm{k} \Omega$.


Fig. 8 Application circuit for preamplifier and power amplifier stages and battery power supply; $G_{v}$ tot $=52 \mathrm{~dB} ;\left|Z_{i 2}\right|=200 \mathrm{k} \Omega$.

## RECORDING/PLAYBACK AND 2 W AUDIO POWER AMPLIFIER

## GENERAL DESCRIPTION

The TDA1016 is a monolithic integrated audio power amplifier, preamplifier and A.L.C. circuit designed for applications in radio-recorders and recorders. The wide supply voltage range makes this circuit very suitable for d.c. and a.c. apparatus. The circuit incorporates the following features:

## Features

- Power amplifier/monitor amplifier
- Preamplifier/record and playback amplifier
- Automatic Level Control (A.L.C.) circuit
- Voltage stabilizer
- Short-circuit (up to 12 V a.c.) and thermal protection.


## QUICK REFERENCE DATA

| Supply voltage range | $V_{P}$ | 3,6 to 15 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Supply current; total quiescent at $\mathrm{V}_{P}=6 \mathrm{~V}$ | $I_{\text {tot }}$ | typ. | 10 |  |
| Operating ambient temperature range | Tamb | -25 to $150{ }^{\circ} \mathrm{C}$ |  |  |
| Power amplifier |  |  |  |  |
| Output power at $\mathrm{d}_{\text {tot }}=10 \%$ |  |  |  |  |
| $V_{P}=9 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$ | $\mathrm{P}_{0}$ | typ. |  | W |
| Closed loop gain | $\mathrm{G}_{\mathrm{c}}$ | typ. |  |  |
| Preamplifier |  |  |  |  |
| Open loop gain | $\mathrm{G}_{0}$ | min. |  |  |
| Minimum closed loop voltage gain | $\mathrm{G}_{\mathrm{c} \text { min }}$ | min. |  |  |
| Output voltage at $\mathrm{d}_{\text {tot }}=1 \%$ | $\mathrm{V}_{0}$ | min. |  | V |
| Automatic Level Control (A.L.C.) |  |  |  |  |
| Gain variation for $\Delta \mathrm{V}_{\mathrm{i}}=40 \mathrm{~dB}$ | $\Delta G_{v}$ | typ. |  | dB |
| Stabilized supply voltage |  |  |  |  |
| Output voltage | $\mathrm{V}_{5-16}$ | typ. | 2,6 |  |

## PACKAGE OUTLINE

16-lead DIL; plastic, with internal heat spreader (SOT38).


Fig. 1 Block diagram with external components; also used as test circuit.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage (pin 3)
Repetitive peak output current
Non-repetitive peak output current (pin 1)
Total power dissipation
A.C. short-circuit duration of load during sinewave drive; $\mathrm{V}_{\mathrm{P}}=12 \mathrm{~V}$
Crystal temperature
Storage temperature range
Operating ambient temperature range
$V_{p}$
IORM
IOSM

| $\max$. | 18 V |
| :--- | ---: |
| $\max$. | 1 A |
| $\max$. | 2 A |

see derating curve Fig. 2

Oprating ambient temperature range

| $\mathrm{t}_{\text {sc }}$ | max. $\quad 100$ hours |
| :--- | :--- |
| $\mathrm{T}_{\mathrm{c}}$ | max. $\quad 150 \mathrm{o}^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | -25 to $+150{ }^{\circ} \mathrm{C}$ |

## THERMAL RESISTANCE

The power derating curve (Fig. 2) is based on the following data
From junction to ambient


Fig. 2 Power derating curve.

## CHARACTERISTICS

$V_{P}=6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in test circuit Fig. 1 ; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply (pin 3) |  |  |  |  |  |
| Supply voltage | $V_{P}$ | 3,6 | 6 | 15 | V |
| Supply current; total quiescent at $V_{P}=6 \mathrm{~V}$ | $I_{\text {tot }}$ | - | 10 | - | mA |
| Power amplifier |  |  |  |  |  |
| $\begin{aligned} & \text { Output power at } d_{\text {tot }}=10 \% * \\ & \qquad V_{P}=6 \mathrm{~V} \end{aligned}$ | $\mathrm{P}_{0}$ | - | 1 | - | W |
| $V_{P}=9 \mathrm{~V}$ | $\mathrm{P}_{0}$ | - | 2 | - | W |
| Closed loop voltage gain | $\mathrm{G}_{\mathrm{c}}$ | - | 36 | - | dB |
| Total harmonic distortion at $\mathrm{P}_{\mathrm{O}}=0,5 \mathrm{~W}$ | $\mathrm{d}_{\text {tot }}$ | - | - | 1 | \% |
| Input impedance | $\left\|Z_{i}\right\|$ | 0,5 | - | - | $\mathrm{M} \Omega$ |
| Ripple rejection at $\mathrm{f}=100 \mathrm{~Hz}\left(\mathrm{R}_{\mathrm{S}}=0 \Omega\right)$ | RR | 40 | 50 | - | dB |
| Noise output voltage (r.m.s. value) $\mathrm{R}_{\mathrm{S}}=0 \Omega ; \mathrm{B}=60 \mathrm{~Hz}$ to 15 kHz | $V_{n}(\mathrm{rms})$ | - | 90 | 200 | $\mu \mathrm{V}$ |
| Noise output voltage at 500 kHz $\mathrm{R}_{\mathrm{S}}=0 \Omega ; \mathrm{B}=5 \mathrm{kHz}$ | $V_{n}$ | - | 8 | - | $\mu \mathrm{V}$ |
| Preamplifier |  |  |  |  |  |
| Open loop voltage gain at $f=10 \mathrm{kHz}$ | $\mathrm{G}_{0}$ | 70 | 78 | - | dB |
| Closed loop voltage gain | $\mathrm{G}_{\mathrm{c}}$ | - | 52 | - | dB |
| Minimum closed loop voltage gain (when changing $\mathrm{R}_{\mathrm{f}}$ ) | $\mathrm{G}_{\mathrm{c} \text { min }}$ | 35 | - | - | dB |
| Output voltage at $\mathrm{d}_{\text {tot }}=1 \%$ | $\mathrm{V}_{0}$ | 1 | - | - | V |
| Output voltage with A.L.C. $V_{i}=2 \mathrm{mV}$ | $\mathrm{v}_{0}$ | 0,45 | 0,5 | 0,55 | V |
| Total harmonic distortion with A.L.C. $V_{i}=2 \mathrm{mV}$ | $\mathrm{d}_{\text {tot }}$ | - | - | 1 | \% |
| $V_{i}=360 \mathrm{mV}$ | $\mathrm{d}_{\text {tot }}$ | - | - | 3 | \% |
| Signal-to-noise ratio related to $V_{i}=1,2 \mathrm{mV}$; $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega ; \mathrm{B}=60 \mathrm{~Hz} \text { to } 15 \mathrm{kHz}$ | S/N | - | 60 | - | dB |
| Input impedance | $\left\|Z_{i}\right\|$ | 100 | - | - | $k \Omega$ |
| Ripple rejection at $\mathrm{f}=100 \mathrm{~Hz} ; \mathrm{R}_{\mathrm{S}}=0 \Omega$ | RR | 50 | 54 | - | dB |
| Output impedance ** | $\left\|Z_{0}\right\|$ | - | - | 50 | $\Omega$ |

[^16]| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :---: | :---: | :--- |
| Automatic Level Control (A.L.C.) (see Fig. 3) ${ }^{* *}$ |  |  |  |  |  |
| Gain variation for $\Delta \mathrm{V}_{\mathrm{i}}=45 \mathrm{~dB}$ | $\Delta \mathrm{G}_{\mathrm{v}}$ | - | 2 | 3 | dB |
| Limiting time* $_{\text {Level setting time* }}$ | $\mathrm{t}_{\mathrm{l}}$ | - | - | 50 | ms |
| Recovery time* | $\mathrm{t}_{\mathrm{s}}$ | - | - | 50 | ms |
| Voltage stabilizer | $\mathrm{t}_{\mathrm{r}}$ | - | 100 | - | s |
| Output voltage |  |  |  |  |  |
| Load current | $\mathrm{V}_{11-15}$ | - | 2,6 | - | V |
| Ripple rejection at $\mathrm{f}=100 \mathrm{~Hz}$ | $\mathrm{I}_{11}$ | - | - | 1,5 | mA |



Fig. 3 Typical A.L.C. curve with $\mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega$.

* At $\Delta V_{i}=40 \mathrm{~dB}$ with respect to $\mathrm{V}_{\mathrm{i}}=1,2 \mathrm{mV}$.
** The A.L.C. tracking in stereo has a typical spread of 1 dB if pins 6 of both ICs are connected to the same RC network.
^ Without a shunt resistor across A.L.C.
With $1 \mathrm{M} \Omega$ or $2,2 \mathrm{M} \Omega$ across $\mathrm{A} . L . C$. recovery time becomes 22 or 50 seconds.


## 12 W CAR RADIO POWER AMPLIFIER

The TDA1020 is a monolithic integrated 12 W audio amplifier in a 9-lead single in-line (SIL) plastic package. The device is primarily developed as a car radio amplifier. At a supply voltage of $V_{P}=14,4 \mathrm{~V}$, an output power of 7 W can be delivered into a $4 \Omega$ load and 12 W into $2 \Omega$.
To avoid interferences and car ignition signals coming from the supply lines into the IC, frequency limiting is used beyond the audio spectrum in the preamplifier and the power amplifier.
The maximum supply voltage of 18 V makes the IC also suitable for mains-fed radio receivers, tape recorders or record players. However, if the supply voltage is increased above $18 \mathrm{~V}(<45 \mathrm{~V})$, the device will not be damaged (load dump protected). Also a short-circuiting of the output to ground (a.c.) will not destroy the device. Thermal protection is built-in. As a special feature, the circuit has a low stand-by current possibility.
The TDA1020 is pin-to-pin compatible with the TDA1010.

## QUICK REFERENCE DATA

| Supply voltage range | $V_{P}$ | 6 to 18 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Repetitive peak output current | Iorm | < | 4 | A |
| $\begin{aligned} & \text { Output power at } d_{\text {tot }}=10 \% \text { (with bootstrap) } \\ & \qquad V_{P}=14,4 V ; R_{L}=2 \Omega \end{aligned}$ | $P_{0}$ | $>$ typ. |  | W |
| $\begin{aligned} & V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \\ & V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega \end{aligned}$ | $\mathrm{P}_{0}$ $\mathrm{P}_{0}$ | typ. typ. | 7 3,5 | W |
| $\begin{aligned} & \text { Output power at } d_{\text {tot }}=10 \% \text { (without bootstrap) } \\ & \qquad V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega \end{aligned}$ | $\mathrm{P}_{0}$ | > | 4,5 | W |
| Input impedance preamplifier (pin 8) power amplifier (pin 6) | $\begin{aligned} & \left\|z_{i}\right\| \\ & \left\|z_{i}\right\| \end{aligned}$ | typ. typ. | 40 |  |
| Total quiescent current at $\mathrm{V}_{P}=14,4 \mathrm{~V}$ | 'tot | typ. | 30 |  |
| Stand-by current | $\mathrm{I}_{\text {sb }}$ | < | 1 | mA |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Crystal temperature | Tc | max. | 150 | ${ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINE

9-lead SIL; plastic (SOT110B).


## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage; operating (pin 3)
Supply voltage; non-operating
Supply voltage; load dump
Non-repetitive peak output current
Total power dissipation
Storage temperature range
Crystal temperature
Short-circuit duration of load behind output electrolytic capacitor at 1 kHz sine-wave overdrive ( 10 dB ); $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V}$

| $V_{P}$ | max. | 18 V |
| :--- | ---: | ---: |
| $V_{P}$ | max. | 28 V |
| $\mathrm{~V}_{\mathrm{P}}$ | max. | 45 V |
| $\mathrm{I}_{\mathrm{OSM}}$ | max. | 6 A |

see derating curves Fig. 2
$\mathrm{T}_{\mathrm{stg}} \quad-55$ to $+150^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{c}}$
max. $150^{\circ} \mathrm{C}$


Fig. 2 Power derating curves.

## HEATSINK DESIGN EXAMPLE

The derating of $8 \mathrm{~K} / \mathrm{W}$ of the encapsulation requires the following external heatsink (for sine-wave drive):
10 W in $2 \Omega$ at $\mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V}$
maximum sine-wave dissipation: 5,2 W
$\mathrm{T}_{\mathrm{amb}}=60^{\circ} \mathrm{C}$ maximum
$R_{\text {th j-a }}=R_{\text {th j-tab }}+R_{\text {th tab-h }}+R_{\text {th h-a }}=\frac{150-60}{5,2}=17,3 \mathrm{~K} / \mathrm{W}$
Since $R_{\text {th j-tab }}+R_{\text {th tab-h }}=8 \mathrm{~K} / \mathrm{W}, R_{\text {th h-a }}=17,3-8 \approx 9 \mathrm{~K} / \mathrm{W}$.

## D.C. CHARACTERISTICS

Supply voltage range (pin 3)
Repetitive peak output current

| $V_{P}$ | 6 to 18 V |
| :--- | ---: |
| $\mathrm{I}_{\text {ORM }}$ | $<$ |

Total quiescent current

| at $V_{P}=14,4 V$ | $I_{\text {tot }}$ | typ. |
| :--- | :--- | :--- |
| at $V_{P}=18 \mathrm{~V}$ | $I_{\text {tot }}$ | typ. |

## A.C. CHARACTERISTICS

$T_{a m b}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$; $\mathrm{f}=1 \mathrm{kHz}$; unless otherwise specified; see also Fig. 3
Output power at $d_{\text {tot }}=10 \%$; with bootstrap (note 1)
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$
Output power at $d_{\text {tot }}=1 \%$; with bootstrap (note 1)
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \Omega$
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4 \Omega$
$V_{P}=14,4 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=8 \Omega$
Output voltage (r.m.s. value)
$R_{L}=1 \mathrm{k} \Omega ; d_{\text {tot }}=0,5 \%$
Output power at $\mathrm{d}_{\text {tot }}=10 \%$; without bootstrap
Voltage gain preamplifier (note 2)
power amplifier
total amplifier
Input impedance preamplifier
power amplifier
Output impedance
preamplifier
power amplifier
Output voltage (r.m.s. value) at $d_{\text {tot }}=1 \%$
preamplifier (note 2)
Frequency response


Ripple rejection (note 4)

$$
\begin{array}{llll}
\text { at } \mathrm{f}=100 \mathrm{~Hz} ; \mathrm{C} 2=1 \mu \mathrm{~F} & \mathrm{RR} & \text { typ. } & 44 \mathrm{~dB} \\
\text { at } \mathrm{f}=1 \mathrm{kHz} \text { to } 10 \mathrm{kHz} & \mathrm{RR} & > & 48 \mathrm{~dB} \\
& & \text { typ. } & 54 \mathrm{~dB}
\end{array}
$$

Bootstrap current at onset of clipping (pin 4)

$$
\mathrm{R}_{\mathrm{L}}=4 \Omega \text { and } 2 \Omega
$$

Stand-by current (note 5 )
Crystal temperature for -3 dB gain

## Notes

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of $40 \mathrm{k} \Omega$.
3. Measured according to IEC curve-A.
4. Maximum ripple amplitude is 2 V ; input is short-circuited.
5. Total current when disconnecting pin 5 or short-circuited to ground (pin 9).

6 . The tab must be electrically floating or connected to the substrate (pin 9).

(1) With $R_{L}=2 \Omega$, preferred value of $C 8=2200 \mu \mathrm{~F}$.

Fig. 3 Test circuit.

## SIGNAL-SOURCES SWITCH

The TDA 1029 is a dual operational amplifier (connected as an impedance converter) each amplifier having 4 mutually switchable inputs which are protected by clamping diodes. The input currents are independent of switch position and the outputs are short-circuit protected.
The device is intended as an electronic two-channel signal-source switch in a.f. amplifiers.
QUICK REFERENCE DATA

| Supply voltage range (pin 14) | $V_{p}$ | $\begin{array}{r} 6 \text { to } 23 \mathrm{~V} \\ -30 \text { to }+80{ }^{\circ} \mathrm{C} \end{array}$ |  |
| :---: | :---: | :---: | :---: |
| Operating ambient temperature | $\mathrm{T}_{\text {amb }}$ |  |  |
| Supply voltage (pin 14) | $V_{P}$ | typ. | 20 V |
| Current consumption | 114 | typ. | $3,5 \mathrm{~mA}$ |
| Maximum input signal handling (r.m.s. value) | $V_{i(r m s)}$ | typ. | 6 V |
| Voltage gain | $\mathrm{G}_{\mathrm{v}}$ | typ. | 1 |
| Total harmonic distortion | $\mathrm{d}_{\text {tot }}$ | typ. | 0,01 \% |
| Crosstalk | $\alpha$ | typ. | 70 dB |
| Signal-to-noise ratio | S/N | typ. | 120 dB |

## PACKAGE OUTLINE

16-lead DIL; plastic (SOT38).


Fig. 1 Block diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 14)
Input voltage (pins 1 to 8 )
Switch control voltage (pins 11, 12 and 13)
Input current
Switch control current
Total power dissipation
Storage temperature
Operating ambient temperature

| $V_{P}$ | max. 23 V |
| :---: | :---: |
| $V_{1}$ | max. $V_{P}$ |
| $-V_{1}$ | max. $0,5 \mathrm{~V}$ |
| $V_{S}$ | 0 to 23 V |
| $\pm I_{1}$ | max. $\quad 20 \mathrm{~mA}$ |
| ${ }^{-1}$ S | max. $\quad 50 \mathrm{~mA}$ |
| $P_{\text {tot }}$ | max. 800 mW |
| $\mathrm{T}_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |
| Tamb | -30 to $+80{ }^{\circ} \mathrm{C}$ |

CHARACTERISTICS
$V_{P}=20 \mathrm{~V}$; $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; unless otherwise specified
Current consumption
without load; $I_{9}=I_{15}=0$

| 114 | typ. $\quad$$3,5 \mathrm{~mA}$ <br> 2 to 5 mA |
| :--- | ---: |
| $\mathrm{~V}_{\mathrm{p}}$ | 6 to 23 V |

## Signal inputs

Input offset voltage of switched-on inputs
$R_{S} \leqslant 1 \mathrm{k} \Omega$
Input offset current of switched-on inputs

Input offset current
of a switched-on input with respect to a non-switched-on input of a channel

Input bias current
independent of switch position
Capacitance between adjacent inputs
D.C. input voltage range

Supply voltage rejection ratio; $\mathrm{R}_{\mathrm{S}} \leqslant 10 \mathrm{k} \Omega$
Equivalent input noise voltage $R_{S}=0 ; f=20 \mathrm{~Hz}$ to 20 kHz (r.m.s. value)
Equivalent input noise current
$\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (r.m.s. value)
Crosstalk between a switched-on input and a non-switched-on input;
measured at the output at $\mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega ; \mathrm{f}=\mathbf{1} \mathbf{~ k H z}$
$v_{i o}$
$l_{i o}$
typ. $\quad 20 \mathrm{nA}$
$<$

| typ. | 2 mV |
| :--- | ---: |
| $<$ | 10 mV |
| typ. | 20 nA |
| $<$ | 200 nA |

lio typ. $\quad 20 n \mathrm{nA}$
it typ. 250 nA

- $0,5 \mathrm{pF}$

C typ.
$0,5 \mathrm{pF}$
$V_{1}$
SVRR typ. $\quad 100 \mu \mathrm{~V} / \mathrm{V}$
$V_{n(r m s)}$ typ. $\quad 3,5 \mu \mathrm{~V}$

In(rms) typ. $0,05 \mathrm{nA}$
$\alpha \quad$ typ. $\quad 100 \mathrm{~dB}$

## CHARACTERISTICS (continued)

## Signal amplifier

Voltage gain of a switched-on input

$$
\text { at } I_{g}=I_{15}=0 ; R_{L}=\infty
$$

Current gain of a switched-on amplifier

| $G_{V}$ | typ. | 1 |
| :--- | :--- | ---: |
| $G_{i}$ | typ. | $10^{5}$ |

## Signal outputs

Output resistance (pins 9 and 15)
Output current capability at $\mathrm{V}=6$ to 23 V
Frequency limit of the output voltage

$$
V_{i(p-p)}=1 \mathrm{~V} ; R_{S}=1 \mathrm{k} \Omega ; R_{L}=10 \mathrm{M} \Omega ; C_{L}=10 \mathrm{pF}
$$

$\mathrm{R}_{\mathrm{o}} \quad$ typ. $\quad 400 \Omega$

Slew rate (unity gain); $\Delta \mathrm{V}_{9-16} / \Delta \mathrm{t} ; \Delta \mathrm{V}_{15-16} / \Delta \mathrm{t}$
$R_{L}=10 \mathrm{M} \Omega ; C_{L}=10 \mathrm{pF}$
S
typ. $\quad 2 \mathrm{~V} / \mu \mathrm{s}$
Bias voltage
D.C. output voltage
$V_{10-16}$
typ. $\quad 11 \mathrm{~V}^{*}$
Output resistance
$R_{10-16}$ typ. $8,2 \mathrm{k} \Omega$

## Switch control

| switched-on <br> inputs | interconnected <br> pins | control voltages |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathbf{1 1}}-16$ | $\mathrm{~V}_{\mathbf{1 2}}-16$ | $\mathrm{~V}_{\mathbf{1 3}}-16$ |  |
| I-1, II-1 | $1-15,5-9$ | H | H | H |
| I-2, II-2 | $2-15,6-9$ | H | H | L |
| I-3, II-3 | $3-15,7-9$ | H | L | H |
| I-4, II-4 | $4-15,8-9$ | L | H | H |
| I-4, II-4 | $4-15,8-9$ | L | L | H |
| I-4, II-4 | $4-15,8-9$ | L | H | L |
| I-4, II-4 | $4-15,8-9$ | L | L | L |
| I-3, II-3 | $3-15,7-9$ | H | L | L |

In the case of offset control, an internal blocking circuit of the switch control ensures that not more than one input will be switched on at a time. In that case safe switching-through is obtained at $V_{S L} \leqslant 1,5 \mathrm{~V}$.

Control inputs (pins 11, 12 and 13)
Required voltage

HIGH
LOW
Input current
HIGH (leakage current)
LOW (control current)

| $\mathrm{V}_{\text {SH }}$ | $>$ | $3,3 \vee * *$ |
| :---: | :---: | :---: |
| $\mathrm{V}_{\text {SL }}$ | $<$ | 2,1 V |
| ISH | $<$ | $1 \mu \mathrm{~A}$ |
| ${ }^{-1} \mathrm{SL}$ | $<$ | $250 \mu \mathrm{~A}$ |

* $\mathrm{V}_{10-16}$ is typically $0,5 \cdot \mathrm{~V}_{14-16}+1,5 \cdot \mathrm{~V}_{\mathrm{BE}}$.
** Or control inputs open ( $\mathrm{R}_{11,12,13-16}>33 \mathrm{M} \Omega$ ).


## APPLICATION INFORMATION

$V_{P}=20 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 1; $\mathrm{R}_{\mathrm{S}}=47 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{i}}=0,1 \mu \mathrm{~F} ; \mathrm{R}_{\mathrm{bias}}=470 \mathrm{k} \Omega ; \mathrm{R}_{\mathrm{L}}=4,7 \mathrm{k} \Omega$;
$C_{L}=100 \mathrm{pF}$ (unless otherwise specified)
Voltage gain
Output voltage variation when switching the inputs

Total harmonic distortion
over most of signal range (see Fig. 4)
$V_{i}=5 \mathrm{~V} ; \mathrm{f}=1 \mathrm{kHz}$
$V_{i}=5 \mathrm{~V} ; f=20 \mathrm{~Hz}$ to 20 kHz
Output signal handling $d_{\text {tot }}=0,1 \% ; f=1 \mathrm{kHz}$ (r.m.s. value)

Noise output voltage (unweighted)
$f=20 \mathrm{~Hz}$ to 20 kHz (r.m.s. value)
Noise output voltage (weighted)
$\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz (in accordance with DIN 45405)
Amplitude response
$V_{i}=5 \mathrm{~V} ; \mathrm{f}=20 \mathrm{~Hz}$ to $20 \mathrm{kHz} ; \mathrm{C}_{\mathrm{i}}=0,22 \mu \mathrm{~F}$
Crosstalk between a switched-on input and a non-switched-on input;
measured at the output at $f=1 \mathrm{kHz}$
Crosstalk between switched-on inputs and the outputs of the other channels

| $\mathrm{G}_{\mathrm{v}}$ | typ. | $-1,5 \mathrm{~dB}$ |
| :---: | :---: | :---: |
| $\Delta V_{9-16}$ | typ. | 10 mV |
| $\Delta V_{15-16}$ | < | 100 mV |
| $\mathrm{d}_{\text {tot }}$ | typ. | 0,01 \% |
| $\mathrm{d}_{\text {tot }}$ | typ. | 0,02 \% |
| $\mathrm{d}_{\text {tot }}$ | typ. | 0,03 \% |
| $\mathrm{V}_{0}(\mathrm{rms})$ | > | 5,0 V |
| O(rms) | typ. | 5,3 V |
| $V_{\mathrm{n}}(\mathrm{rms})$ | typ. | $5 \mu \mathrm{~V}$ |
| $V_{n}$ | typ. | $12 \mu \mathrm{~V}$ |
| $\begin{gathered} \Delta V_{9-16} \\ \Delta V_{15-16} \end{gathered}$ | $<$ | $0,1 \mathrm{~dB}$ * |
| $\alpha$ | typ. | 75 dB ** |
| $\alpha$ | typ. | 90 dB ** |

* The lower cut-off frequency depends on values of $R_{\text {bias }}$ and $C_{i}$.
** Depends on external circuitry and $R_{S}$. The value will be fixed mostly by capacitive crosstalk of the external components.


Fig. 2 Equivalent input noise current.


Fig. 3 Equivalent input noise voltage.


Fig. 4 Total harmonic distortion as a function of r.m.s. output voltage. — $f=1 \mathrm{kHz} ;-$ - $f=20 \mathrm{kHz}$.


Fig. 5 Output voltage as a function of supply voltage.


Fig. 6 Noise output voltage as a function of input resistance; $G_{v}=1 ; f=20 \mathrm{~Hz}$ to 20 kHz .
$-V_{\mathrm{n}}$ (output); $--\mathrm{V}_{\mathrm{n}}\left(\mathrm{R}_{\mathrm{S}}\right)$.

## APPLICATION NOTES

Input protection circuit and indication


Fig. 7 Circuit diagram showing input protection and indication.

## Unused signal inputs

Any unused inputs must be connected to a d.c. (bias) voltage, which is within the d.c. input voltage range; e.g. unused inputs can be connected directly to pin 10.

## Circuits with standby operation

The control inputs (pins 11,12 and 13 ) are high-ohmic at $\mathrm{V}_{\mathrm{SH}} \leqslant 20 \vee\left(I_{S H} \leqslant 1 \mu \mathrm{~A}\right)$, as well as, when the supply voltage (pin 14) is switched off.


Fig. 8 TDA1029 connected as a four input stereo source selector.
 ing facilities.


Fig. 10 TDA1029 connected as a third-order active high-pass filter with Butterworth response and component values chosen according to the method proposed by Fjällbrant. It is a four-function circuit which can select mute, rumble filter, subsonic filter and linear response.

Switch control

| function | $V_{11-16}$ | $V_{12-16}$ | $V_{13-16}$ |
| :--- | :---: | :---: | :---: |
| linear | $H$ | $H$ | $H$ |
| subsonic filter 'on' | $H$ | $H$ | L |
| rumble filter 'on' | $H$ | L | X |
| mute 'on' | L | X | X |



Fig. 11 Frequency response curves for the circuit of Fig. 10.

## MOTOR SPEED REGULATOR WITH THERMAL SHUT-DOWN

The TDA1059B is a monolithic integrated circuit with a current limiter and with good thermal characteristics in a TO-126 plastic package for easy mounting. It is intended to regulate the speed of d.c. motors in record players, cassette recorders and car cassette recorders.

## QUICK REFERENCE DATA

| Supply voltage | $V_{P}=V_{2-1}$ | typ. | 9 V |
| :--- | :--- | :--- | ---: |
| Internal reference voltage |  | 3,3 to 16 V |  |
| Drop-out voltage | $\mathrm{V}_{\text {ref }}$ | typ. | $1,3 \mathrm{~V}$ |
| Limited output current | $\mathrm{V}_{3-1}$ | typ. | $1,8 \mathrm{~V}$ |
| Multiplication coefficient | $I_{31 i m}$ | typ. | $0,6 \mathrm{~A}$ |
| PACKAGE OUTLINE | k | typ. | 9 |
| Fig. 1 TO-126 (SOT-32). |  | Dimensions in mm |  |
| Pin 1 connected to metal part of mounting surface. |  |  |  |


(1) Within this region the cross-section of the leads is uncontrolled.


Fig. 2 Functional diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage
Storage temperature
Operating ambient temperature (see Fig. 3 and note)

| $V_{P}=V_{2-1}$ | max. $\quad 16 \mathrm{~V}$ |
| :--- | :--- |
| $T_{\text {stg }}$ | -55 to $+150{ }^{\circ} \mathrm{C}$ |
| $T_{\text {amb }}$ | -25 to $+130{ }^{\circ} \mathrm{C}$ |

THERMAL RESISTANCE
From junction to case
From junction to ambient


Fig. 3 Power derating curve.
Note
At ambient temperatures above $130^{\circ} \mathrm{C}$, the crystal temperature limiter decreases the internal power consumption.

## CHARACTERISTICS

$V_{p}=9 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C} ; R 20=0$; heatsink with $R_{\text {th }}=100 \mathrm{~K} / \mathrm{W}$ and after thermal stabilization; unless otherwise specified; see test circuit Fig. 4.


[^17]

Note
For start operation: $V_{\text {ref }}$ must start with final $V_{P}=6,7 \mathrm{~V}$ and a time constant of $3 \tau=100 \mathrm{~ms}$ in which $\tau=$ R.C; $R=$ source impedance, $C=$ by-pass capacitor.

Fig. 4 Test circuit.
APPLICATION INFORMATION

(2) Motor example (without diode D):

Catalogue no. $990412001806 ; n=2000 \mathrm{rev} / \mathrm{min} ; R 20=180 \Omega( \pm 2 \%$ ); R32 = $100 \Omega+100 \Omega$ (variable).
Fig. 5 Example of using the TDA1059B in a d.c. motor speed regulation circuit.

Motor equations

$$
\begin{array}{ll}
E_{m}=\alpha_{1} n & \text { where: } \\
\alpha_{1}, \alpha_{2}=\text { motor constant } \\
I_{m}=\alpha_{2} r & n=\text { number of revolutions } \\
V_{m}=E_{m}+R_{m} I_{m} & r=\text { motor torque } \\
& \\
& E_{m}=\text { back electromotive force } \\
& R_{m}=\text { motor resistance }
\end{array}
$$

The back electromotive force ( $E_{m}$ ) in Fig. 5 can be expressed (excluding diode $D$ ) as:

$$
E_{m}=\left(\frac{R 20}{k}-R_{m}\right) I_{m}+V_{r e f}\left\{1+\frac{R 20}{R 32}\left(1+\frac{1}{k}\right)\right\}+R 20 . I_{o}
$$

and including diode $D$, as:

$$
E_{m}=\left(\frac{R 20}{k}-R_{m}\right) I_{m}+\left(V_{r e f}+V_{D}\right)\left\{1+\frac{R 20}{R 32}\left(1+\frac{1}{k}\right)\right\}+R 20 . I_{o}
$$

Speed regulation is constant when $E_{m}$ is independent of $I_{m}$ variations; this will be obtained when R20 $=k R_{m}$.
$E_{m}$, and therefore the motor speed, is regulated by R32. A practical condition for stability is R20 $<k R_{m}$.

## AM RECEIVER CIRCUIT

## GENERAL DESCRIPTION

The TDA1072A integrated AM receiver circuit performs the active and part of the filtering functions of an AM radio receiver. It is intended for use in mains-fed home receivers and car radios. The circuit can be used for oscillator frequencies up to 50 MHz and can handle r.f. signals up to 500 mV . R.F. radiation and sensitivity to interference are minimized by an almost symmetrical design. The voltagecontrolled oscillator provides signals with extremely low distortion and high spectral purity over the whole frequency range even when tuning with variable capacitance diodes. If required, band switching diodes can easily be applied. Selectivity is obtained using a block filter before the i.f. amplifier.

## Features

- Inputs protected against damage by static discharge
- Gain-controlled r.f. stage
- Double balanced mixer
- Separately buffered, voltage-controlled and temperature-compensated oscillator, designed for simple coils
- Gain-controlled i.f. stage with wide a.g.c. range
- Full-wave, balanced envelope detector
- Internal generation of a.g.c. voltage with possibility of second-order filtering
- Buffered field strength indicator driver with short-circuit protection
- A.F. preamplifier with possibilities for simple a.f. filtering
- Electronic standby switch


## QUICK REFERENCE DATA

| Supply voltage range | $V_{p}$ | 7,5 to 18 V |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Supply current range | $l_{p}$ | 15 to 30 mA |  |  |
| R.F. input voltage for $\mathrm{S}+\mathrm{N} / \mathrm{N}=6 \mathrm{~dB}$ at $\mathrm{m}=30 \%$ | $V_{i}$ | typ. | 1,5 |  |
| R.F. input voltage for $3 \%$ total harmonic distortion (THD) at $m=80 \%$ | $\mathrm{V}_{\mathrm{i}}$ | typ. |  |  |
| $\begin{aligned} & \text { A.F. output voltage with } V_{i}=2 \mathrm{mV} \text {; } \\ & \qquad \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{m}=30 \% \text { and } \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \end{aligned}$ | $V_{\text {olaf }}$ | typ. |  |  |
| A.G.C. range: change of $\mathrm{V}_{\mathrm{i}}$ for 1 dB change of $\mathrm{V}_{0}(\mathrm{af})$ |  | typ. |  |  |
| Field strength indicator voltage at $V_{i}=500 \mathrm{mV} ; \mathrm{R}_{\mathrm{L}(9)}=2,7 \mathrm{k} \Omega$ | $V_{\text {IND }}$ | typ. | 2,8 | V |

## PACKAGE OUTLINE

16-lead DIL; plastic (SOT38).

(1) Coil data: TOKO sample no. 7XNS-A7523DY; L1:N1/N2 $=12 / 32 ; \mathrm{Q}_{\mathrm{O}}=65 ; \mathrm{Q}_{\mathrm{B}}=57$.

Filter data: $Z_{F}=700 \Omega$ at $R_{3-4}=3 \mathrm{k} \Omega ; \mathrm{Z}_{\mathbf{I}}=4,8 \mathrm{k} \Omega$.
Fig. 1 Block diagram and test circuit (connections shown in broken lines are not part of the test circuit).

## FUNCTIONAL DESCRIPTION

## Gain-controlled r.f. stage and mixer

The differential amplifier in the r.f. stage employs an a.g.c. negative feedback network to provide a wide dynamic range. Very good cross-modulation behaviour is achieved by a.g.c. delays at the various signal stages. Large signals are handled with low distortion and the $\mathrm{S} / \mathrm{N}$ ratio of small signals is improved. Low noise working is achieved in the differential amplifier by using transistors with low base resistance.
A double balanced mixer provides the i.f. output signal to pin 1.

## Oscillator

The differential amplifier oscillator is temperature compensated and is suitable for simple coil connection. The oscillator is voltage-controlled and has little distortion or spurious radiation. It is specially suitable for electronic tuning using variable capacitance diodes. Band switching diodes can easily be applied using the stabilized voltage $\mathrm{V}_{11-16}$. An extra buffered oscillator output (pin 10) is available for driving a synthesizer. If this is not needed, resistor $R_{L(10)}$ can be omitted.

## Gain-controlled i.f. amplifier

This amplifier comprises two cascaded, variable-gain differential amplifier stages coupled by a band-pass filter. Both stages are gain-controlled by the a.g.c. negative feedback network.

## Detector

The full-wave, balanced envelope detector has very low distortion over a wide dynamic range. Residual i.f. carrier is blocked from the signal path by an internal low-pass filter.

## A.F. preamplifier

This stage preamplifies the audio frequency output signal. The amplifier output has an emitter follower with a series resistor which, together with an external capacitor, yields the required low-pass for a.f. filtering.

## A.G.C. amplifier

The a.g.c. amplifier provides a control voltage which is proportional to the carrier amplitude. Secondorder filtering of the a.g.c. voltage achieves signals with very little distortion, even at low audio frequencies. This method of filtering also gives fast a.g.c. settling time which is advantageous for electronic search tuning. The a.g.c. settling time can be further reduced by using capacitors of smaller value in the external filter (C16 and C17). The a.g.c. voltage is fed to the r.f. and i.f. stages via suitable a.g.c. delays. The capacitor at pin 7 can be omitted for low-cost applications.

## Field strength indicator output

A buffered voltage source provides a high-level field strength output signal which has good linearity for logaritnmic input signals over the whole dynamic range. If the field strength information is not needed, $\mathrm{R}_{\mathrm{L}(9)}$ can be omitted.

## Standby switch

This switch is primarily intended for AM/FM band switching. During standby mode the oscillator, mixer and a.f. preamplifier are switched off.

## Short-circuit protection

All pins have short-circuit protection to ground.

## RATINGS

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

Supply voltage
Total power dissipation
Input voltage

Input current
Operating ambient temperature range
Storage temperature range
Junction temperature

## THERMAL RESISTANCE

From junction to ambient

| $V_{P}=V_{13-16}$ | max. | 20 | V |
| :---: | :---: | :---: | :---: |
| $\mathrm{P}_{\text {tot }}$ | max. | 875 |  |
| $\left\|V_{14-15}\right\|$ | max. | 12 | V |
| - $\mathrm{V}_{14-16}$ - $\mathrm{V}_{15-16}$ | max. | 0,6 | V |
| $\mathrm{V}_{14-16}, \mathrm{~V}_{15-16}$ | max. | $V_{P}$ | $V$ |
| $\left\\|\left\\|_{14}\right\\|^{\prime}\right\\|_{15} \mid$ | max. | 200 | mA |
| Tamb | -40 to |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | -55 to | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | max. | +125 | ${ }^{\circ} \mathrm{C}$ |

$R_{\text {th } \mathrm{j}-\mathrm{a}}$

## DEVICE CHARACTERISTICS

$V_{P}=V_{13-16}=8,5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; \mathrm{m}=30 \% ; \mathrm{f}_{\mathrm{f}}=460 \mathrm{kHz} ;$ measured in test circuit of Fig. 1; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |
| Supply voltage | $V_{P}=V_{13-16}$ | 7,5 | 8,5 | 18 | V |
| Supply current | $\mathrm{I}_{\mathrm{P}}=\mathrm{I}_{13}$ | 15 | 23 | 30 | mA |
| R.F. stage and mixer |  |  |  |  |  |
| Input voltage (d.c. value) | $\mathrm{V}_{14-16}, \mathrm{~V}_{15-16}$ | - | Vp/2 | - | V |
| R.F. input impedance at $\mathrm{V}_{\mathrm{i}}<300 \mu \mathrm{~V}$ | $\mathrm{R}_{14-16}, \mathrm{R}_{15-16}$ | - | 5,5 | - | k $\Omega$ |
|  | $\mathrm{C}_{14-16}, \mathrm{C}_{15-16}$ | - | 25 | - | pF |
| R.F. input impedance at $\mathrm{V}_{\mathrm{i}}>10 \mathrm{mV}$ | $\mathrm{R}_{14-16}$, $\mathrm{R}_{15-16}$ | - | 8 | - | k $\Omega$ |
|  | $\mathrm{C}_{14-16}, \mathrm{C}_{15-16}$ | - | 22 | - | pF |
| I.F. output impedance | $\mathrm{R}_{1-16}$ | 500 | - | - | $k \Omega$ |
|  | $\mathrm{C}_{1-16}$ | - | 6 | - | pF |
| Conversion transconductance before start of a.g.c. | $\mathrm{I}_{1} / \mathrm{V}_{i}$ | - | 6,5 | - | mA/V |
| Maximum i.f. output voltage, inductive coupling to pin 1 | $\mathrm{V}_{1-13(\mathrm{p}-\mathrm{p})}$ | - | 5 | - | V |
| D.C. value of output current (pin 1) at $V_{i}=0 \mathrm{~V}$ | $l_{1}$ | - | 1,2 | - | mA |
| A.G.C. range of input stage |  | - | 30 | - | dB |
| R.F. signal handling capability: input voltage for $\mathrm{THD}=3 \%$ at $\mathrm{m}=80 \%$ | $V_{i(r m s)}$ | - | 500 | - | mV |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator |  |  |  |  |  |
| Frequency range | $\mathrm{f}_{\text {Osc }}$ | 0,6 | - | 60 | MHz |
| Oscillator amplitude (pins 11 to 12) | $\mathrm{V}_{11-12}$ | - | 130 | 150 | mV |
| External load impedance | $\mathrm{R}_{12-11 \text { (ext) }}$ | 0,5 | - | 200 | k $\Omega$ |
| External load impedance for no oscillation | $\mathrm{R}_{12-11 \text { (ext) }}$ | - | - | 60 | $\Omega$ |
| $\begin{aligned} & \text { Ripple rejection at } V_{P(r m s)}=100 \mathrm{mV} ; \\ & \quad f_{p}=100 \mathrm{~Hz} \\ & \left(R R=20 \log \left[V_{13-16} / V_{11-16}\right]\right) \end{aligned}$ | RR | - | 55 | - | dB |
| Source voltage for switching diodes ( $6 \times \mathrm{V}_{\mathrm{BE}}$ ) | $V_{11-16}$ | - | 4,2 | - | V |
| D.C. output current (for switching diodes) | $-\mathrm{l}_{11}$ | 0 | - | 20 | mA |
| Change of output voltage at $\Delta I_{11}=20 \mathrm{~mA}$ (switch to maximum load) | $\Delta \mathrm{V}_{11-16}$ | - | 0,5 | - | V |
| Buffered oscillator output |  |  |  |  |  |
| D.C. output voltage | $\mathrm{V}_{10-16}$ | - | 0,7 | - | V |
| Output signal amplitude | $V_{10-16}$ (p-p) | - | 320 | - | mV |
| Output impedance | $\mathrm{R}_{10}$ | - | 170 | - | $\Omega$ |
| Output current | - 10 (peak) | - | - | 3 | mA |
| I.F., a.g.c. and a.f. stages |  |  |  |  |  |
| D.C. input voltage | $\mathrm{V}_{3-16}, \mathrm{~V}_{4-16}$ | - | 2,0 | - | V |
| I.F. input impedance | $\mathrm{R}_{3-4}$ | 2,4 | 3 | 3,9 | k $\Omega$ |
|  | $\mathrm{C}_{3-4}$ | - | 7 | - | pF |
| I.F. input voltage for $\text { THD }=3 \% \text { at } m=80 \%$ | $V_{3-4}$ | - | 90 | - | mV |
| Voltage gain before start of a.g.c. | $v_{3-4} / v_{6-16}$ | - | 68 | - | dB |
| A.G.C. range of i.f. stages: change of $V_{3-4}$ for 1 dB change of $V_{o(a f)}$; $V_{3-4(\text { ref })}=75 \mathrm{mV}$ | $\Delta V_{3-4}$ | - | 55 | - | dB |
| A.F. output voltage at $\mathrm{V}_{3-4}$ (if) $=50 \mu \mathrm{~V}$ | $V_{\text {ofaf }}$ | - | 130 | - | mV |
| A.F. output voltage at $V_{3-4 \text { (if) }}=1 \mathrm{mV}$ | $V_{0}$ (af) | - | 310 | - | mV |
| A.F. output impedance (pin 6) | $\left\|Z_{0}\right\|$ | - | 3,5 | - | k $\Omega$ |
| Indicator driver |  |  |  |  |  |
| Output voltage at $\mathrm{V}_{\mathrm{i}}=0 \mathrm{mV}$; $R_{L(9)}=2,7 \mathrm{k} \Omega$ | $\mathrm{V}_{9-16}$ | - | 20 | 150 | mV |
| Output voltage at $\mathrm{V}_{\mathrm{i}}=500 \mathrm{mV}$; $R_{L(9)}=2,7 \mathrm{k} \Omega$ | $\mathrm{V}_{9-16}$ | 2,5 | 2,8 | 3,1 | V |
| Load resistance | $\mathrm{R}_{\mathrm{L}}(9)$ | 1,5 | - | - | k $\Omega$ |

DEVICE CHARACTERISTICS (continued)

| parameter | symbol | min. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Standby switch |  |  |  |  |  |
| Switching threshold at $\mathrm{V}_{\mathrm{P}}=7,5$ to 18 V ; |  |  |  |  |  |
| $\mathrm{T}_{\text {amb }}=-40$ to $+80^{\circ} \mathrm{C}$ |  |  |  |  |  |
| on-voltage | $\mathrm{V}_{2-16}$ | 0 | - | 2,0 | V |
| off-voltage | $\mathrm{V}_{2-16}$ | 3,5 | - | 20 | V |
| on-current at $\mathrm{V}_{2-16}=0 \mathrm{~V}$ | $-I_{2}$ | - | - | 200 | $\mu \mathrm{~A}$ |
| off-current at $\mathrm{V}_{2-16}=20 \mathrm{~V}$ | $\left\|I_{2}\right\|$ | - | - | 10 | $\mu \mathrm{~A}$ |

## OPERATING CHARACTERISTICS

$V_{P}=8,5 \mathrm{~V} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{m}=30 \% ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 1 ; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R.F. sensitivity |  |  |  |  |  |
| R.F. input required for $S+N / N=6 \mathrm{~dB}$ | $v_{i}$ | - | 1,5 | - | $\mu \mathrm{V}$ |
| R.F. input required for $S+N / N=26 \mathrm{~dB}$ | $V_{i}$ | - | 15 | - | $\mu \mathrm{V}$ |
| R.F. input required for $S+N / N=46 \mathrm{~dB}$ | $V_{i}$ | - | 150 | - | $\mu \mathrm{V}$ |
| R.F. input at start of a.g.c. | $v_{i}$ | - | 30 | - | $\mu \mathrm{V}$ |
| R.F. large signal handling |  |  |  |  |  |
| R.F. input at $\mathrm{THD}=3 \% ; \mathrm{m}=80 \%$ | $v_{i}$ | - | 500 | - | mV |
| R.F. input at $\mathrm{THD}=3 \% ; \mathrm{m}=30 \%$ | $V_{i}$ | - | 700 | - | mV |
| R.F. input at THD $=10 \%$; $m=30 \%$ | $v_{i}$ | - | 900 | - | mV |
| A.G.C. range |  |  |  |  |  |
| Change of $V_{i}$ for 1 dB change of $V_{o(a f)} ; V_{i(r e f)}=500 \mathrm{mV}$ | $\Delta \mathrm{V}_{\mathrm{i}}$ | - | 86 | - | dB |
| Change of $V_{i}$ for 6 dB change of $V_{o(a f)} ; V_{i(r e f)}=500 \mathrm{mV}$ | $\Delta \mathrm{V}_{\mathrm{i}}$ | - | 91 | - | dB |
| Output signal |  |  |  |  |  |
| A.F. output voltage at $\mathrm{V}_{\mathrm{i}}=4 \mu \mathrm{~V} ; \mathrm{m}=80 \%$ | $V_{\text {o }}$ (af) | - | 130 | - | mV |
| A.F. output voltage at $V_{i}=1 \mathrm{mV}$ | $V_{\text {o }}$ (af) | 240 | 310 | 390 | mV |
| THD at $\mathrm{V}_{\mathrm{i}}=1 \mathrm{mV} ; \mathrm{m}=80 \%$ | $\mathrm{d}_{\text {tot }}$ | - | 0,5 | - | \% |
| THD at $\mathrm{V}_{\mathrm{i}}=500 \mathrm{mV} ; \mathrm{m}=30 \%$ | $\mathrm{d}_{\text {tot }}$ | - | 1 | - | \% |
| Signal-to-noise ratio at $\mathrm{V}_{\mathrm{i}}=100 \mathrm{mV}$ | $(S+N) / N$ | - | 58 | - | dB |
| $\begin{aligned} & \text { Ripple rejection at } V_{i}=2 \mathrm{mV} ; \\ & V_{p(r m s)}=100 \mathrm{mV} ; f_{p}=100 \mathrm{~Hz} \\ & \left(R R=20 \log \left[V_{p} / V_{o(a f)}\right]\right) \end{aligned}$ | RR | - | 38 | - | dB |


| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Unwanted signals |  |  |  |  |  |
| Suppression of i.f. whistles at $\mathrm{V}_{\mathrm{i}}=15 \mu \mathrm{~V} ; \mathrm{m}=0 \%$ related to a.f. signal of $m=30 \%$ |  |  |  |  |  |
| at $\mathrm{f}_{\mathrm{i}} \approx 2 \times \mathrm{f}_{\mathrm{if}}$ | $\alpha_{2 \text { if }}$ | - | 37 | - | dB |
| at $\mathrm{f}_{\mathrm{i}} \approx 3 \times \mathrm{f}_{\mathrm{if}}$ | $\alpha_{3 i f}$ | - | 44 | - | dB |
| I.F. suppression at r.f. input for symmetrical input | $\alpha_{\text {if }}$ | - | 40 | - | dB |
| for asymmetrical input | $\alpha_{i f}$ | - | 40 | - | dB |
| Residual oscillator signal at mixer output at $f_{\text {osc }}$ | 11 (osc) | - | 1 | - | $\mu \mathrm{A}$ |
| at $2 \times \mathrm{f}_{\text {osc }}$ | I 1 (2osc) | - | 1,1 | - | $\mu \mathrm{A}$ |

## APPLICATION INFORMATION


(1) Capacitor values depend on crystal type.
(2) Coil data: 9 windings of $0,1 \mathrm{~mm}$ dia laminated Cu wire on TOKO coil set $7 \mathrm{~K} 199 \mathrm{CN} ; \mathrm{Q}_{\mathrm{O}}=80$.

Fig. 2 Oscillator circuit using quartz crystal; centre frequency $=27 \mathrm{MHz}$.

## APPLICATION INFORMATION (continued)



Fig. 3 A.F. output as a function of r.f. input in the circuit of Fig. $1 ; f_{i}=1 \mathrm{MHz} ; f_{m}=400 \mathrm{~Hz}$; $\mathrm{m}=30 \%$.


Fig. 4 Total harmonic distortion and ( $\mathrm{S}+\mathrm{N}$ )/N as functions of r.f. input in the circuit of Fig. $1 ; m=30 \%$ for ( $S+N$ )/N curve and $\mathrm{m}=80 \%$ for THD curve.


Fig. 5 Total harmonic distortion as a function of modulation frequency at $\mathrm{V}_{\mathrm{i}}=5 \mathrm{mV} ; \mathrm{m}=80 \%$; measured in the circuit of Fig. 1 with $\mathrm{C}_{7 \text {-16(ext) }}=0 \mu \mathrm{~F}$ and $2,2 \mu \mathrm{~F}$.


Fig. 6 Indicator driver voltage as a function of r.f. input in the circuit of Fig. 1.


Fig. 7 Typical frequency response curves from Fig. 1 showing the effect of filtering as follows: —_ with i.f. filter;
-•-•-•-•-• with a.f. filter;

-     -         -             -                 -                     - with i.f. and a.f. filters.


Fig. 8 Car radio application with inductive tuning.


Fig. 9 A.F. output as a function of r.f. input using the circuit of Fig. 8 with that of Fig. 1.

## APPLICATION INFORMATION (continued)



Fig. 10 Suppression of cross-modulation as a function of input signal, measured in the circuit of Fig. 8 with the input circuit as shown in Fig. 11. Curve is for Wanted $V_{o(a f)} /$ Unwanted $V_{o(a f)}=20 \mathrm{~dB}$;
$\mathrm{V}_{\mathrm{rfw}}, \mathrm{V}_{\text {rfu }}$ are signals at the aerial input, $\mathrm{V}^{\prime}{ }^{\prime}{ }^{\text {eww }}, \mathrm{V}^{\prime}{ }_{\text {aeu }}$ are signals at the unloaded output of the aerial. Wanted signal ( $V^{\prime}{ }_{\text {aew }}, V_{r f w}$ ): $f_{i}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; m=30 \%$.
Unwanted signal ( $V^{\prime}{ }_{\text {aeu }}, V_{r f u}$ ): $f_{i}=900 \mathrm{kHz} ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; \mathrm{m}=30 \%$.
Effective selectivity of input tuned circuit $=21 \mathrm{~dB}$.


Fig. 11 Input circuit to show cross-modulation suppression (see Fig. 10).


Fig. 12 Oscillator amplitude as a function of pin 11, 12 impedance in the circuit of Fig. 8.


Fig. 13 Total harmonic distortion and $(S+N) / N$ as functions of r.f. input using the circuit of Fig. 8 with that of Fig. 1.


Fig. 14 Forward transfer impedance as a function of intermediate frequency for filters 1 to 4 shown in Fig. 15; centre frequency $=455 \mathrm{kHz}$.

## APPLICATION INFORMATION (continued)



Fig. 15 I.F. filter variants applied to the circuit of Fig. 1. For filter data, refer to Table 1.
Table 1 Data for I.F. filters shown in Fig. 15. Criterium for adjustment is $Z_{F}=$ maximum (optimum selectivity curve at centre frequency $\mathrm{f}_{0}=455 \mathrm{kHz}$ ). See also Fig. 14.

| filter no. | 1 | 2 | 3 |  | 4 | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Coil data | L1 | L1 | L1 | L2 | L1 |  |
| Value of C | 3900 | 430 | 3900 | 4700 | 3900 | pF |
| N1: N2 | 12:32 | $13:(33+66)$ | $15: 31$ | 29:29 | 13:31 |  |
| Diameter of Cu laminated wire | 0,09 | 0,08 | 0,09 | 0,08 | 0,09 | mm |
| $\mathrm{O}_{0}{ }^{\text {a }}$ | 65 (typ.) | 50 | 75 | 60 | 75 |  |
| Schematic* <br> of <br> windings | $\stackrel{\bullet}{12}(\stackrel{0}{\bullet}$ | 13) $\left(6 \frac{66}{33 \frac{1}{J}}\right.$ | 15) $\quad \bullet 31$ | $\begin{array}{ll} \bullet \\ 29 \\ \bullet & 0 \\ (\mathrm{~N} 1) & \text { (N2) } \end{array}$ | 13) $(-31$ |  |
| Toko order no. | 7XNS-A7523DY | L7PES-A0060BTG | 7XNS-A7518DY | 7XNS-A7521AIH | 7XNS-A7519DY |  |
| Resonators |  |  |  |  |  |  |
| Murata type | SFZ455A | SFZ455A |  |  | SFT455B |  |
| D (typical value) | 4 | 4 | 4 |  | 6 | dB |
| $\mathbf{R}_{\mathrm{G}}, \mathrm{R}_{\mathbf{L}}$ | 3 | 3 | 3 |  |  | $k \Omega$ |
| Bandwidth ( -3 dB ) | 4,2 | 4,2 | 4,2 |  | 4,5 | kHz |
| S9kHz | 24 | 24 | 24 |  | 38 | dB |
| Filter data |  |  |  |  |  |  |
| $\mathrm{Z}_{1}$ | 4,8 | 3,8 | 4,2 |  | 4,8 | k $\Omega$ |
| $\mathrm{O}_{\mathrm{B}}$ | 57 | 40 | 52 (L1) | 18 (L2) | 55 |  |
| $\mathrm{Z}_{\mathrm{F}}$ | 0,70 | 0,67 | 0,6 |  | 0,68 | k $\Omega$ |
| Bandwidth ( -3 dB ) | 3,6 | 3,8 | 3,6 |  | 4,0 | kHz |
| S9kHz | 35 | 31 | 36 |  | 42 | dB |
| $\mathrm{S}_{18 \mathrm{kHz}}$ | 52 | 49 | 54 |  | 64 | dB |
| S 27 kHz | 63 | 58 | 66 |  | 74 | dB |

* The beginning of an arrow indicates the beginning of a winding; N 1 is always the inner winding, N 2 the outer winding.


## APPLICATION INFORMATION (continued)



Fig. 16 Printed-circuit board component side, showing component layout. For circuit diagram see Fig. 1.


Fig. 17 Printed-circuit board showing track side.


## AM RECEIVER CIRCUIT

## GENERAL DESCRIPTION

The TDA 1072AT integrated AM receiver circuit performs the active and part of the filtering functions of an AM radio receiver. It is intended for use in mains-fed home receivers and car radios. The circuit can be used for oscillator frequencies up to 50 MHz and can handle RF signals up to 500 mV . RF radiation and sensitivity to interference are minimized by an almost symmetrical design. The voltage-controlled oscillator provides signals with extremely low distortion and high spectral purity over the whole frequency range even when tuning with variable capacitance diodes. If required, band switching diodes can easily be applied. Selectivity is obtained using a block filter before the IF amplifier.

## Features

- Inputs protected against damage by static discharge
- Gain-controlled RF stage
- Double balanced mixer
- Separately buffered, voltage-controlled and temperature-compensated oscillator, designed for simple coils
- Gain-controlled IF stage with wide AGC range
- Full-wave, balanced envelope detector
- Internal generation of AGC voltage with possibility of second-order filtering
- Buffered field strength indicator driver with short-circuit protection
- AF preamplifier with possibilities for simple AF filtering
- Electronic standby switch


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range |  | $V_{p}$ | 7.5 | - | 10 | V |
| Supply current range |  | $I_{P}$ | 15 | - | 26 | mA |
| RF input voltage for $\mathrm{S}+\mathrm{N} / \mathrm{N}=6 \mathrm{~dB}$ at $\mathrm{m}=30 \%$ |  | $V_{1}$ | - | 1.5 | - | $\mu \mathrm{V}$ |
| RF input voltage for $3 \%$ total harmonic distortion (THD) at $\mathrm{m}=80 \%$ |  | $V_{1}$ | - | 500 | - | mV |
| AF output voltage with $\begin{aligned} & V_{1}=2 \mathrm{mV} ; \mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz} ; \\ & \mathrm{m}=30 \% \text { and } \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \end{aligned}$ |  | $V_{O}(\mathrm{AF})$ | - | 310 | - | mV |
| AGC range: change of $V_{l}$ for 1 dB change of $\mathrm{V}_{\mathrm{O}}(\mathrm{AF})$ |  |  | - | 86 | - | dB |
| Field strength indicator voltage at $\mathrm{V}_{1}=500 \mathrm{mV}$; $R_{L(9)}=2.7 \mathrm{k} \Omega$ |  | $V_{\text {IND }}$ | - | 2.8 | - | V |

## PACKAGE OUTLINE

16-lead mini-pack; plastic (SO16; SOT109A).

(1) Coil data: TOKO sample no. 7XNS-A7523DY; L1: N1/N2 $=12 / 32 ; \mathrm{Q}_{\mathrm{O}}=65 ; \mathrm{Q}_{\mathrm{B}}=57$.

Filter data: $Z_{F}=700 \Omega$ at $R_{3-4}=3 \mathrm{k} \Omega ; Z_{1}=4.8 \mathrm{k} \Omega$.
Fig. 1 Block diagram and test circuit (connections shown in broken lines are not part of the test circuit).

## FUNCTIONAL DESCRIPTION

## Gain-controlled RF stage and mixer

The differential amplifier in the RF stage employs an AGC negative feedback network to provide a wide dynamic range. Very good cross-modulation behaviour is achieved by AGC delays at the various signal stages. Large signals are handled with low distortion and the $\mathrm{S} / \mathrm{N}$ ratio of small signals is also improved. Low noise working is achieved in the differential amplifier by using transistors with a low base resistance.
A double balanced mixer provides the IF output to pin 1.

## Oscillator

The differential amplifier oscillator is temperature compensated and is suitable for simple coil connection. The oscillator is voltage-controlled and has little distortion or spurious radiation. It is specially suitable for electronic tuning using variable capacitance diodes. Band switching diodes can easily be applied using the stabilized voltage $V_{11-16}$. An extra buffered oscillator output is available for driving a synthesizer. If this is not needed, resistor $R_{L(10)}$ can be omitted.

## Gain-controlled IF amplifier

This amplifier comprises two cascaded, variable-gain differential amplifier stages coupled by a band-pass filter. Both stages are gain-controlled by the AGC negative feedback network.

## Detector

The full-wave, balanced envelope detector has very low distortion over a wide dynamic range. The residual IF carrier is blocked from the signal path by an internal low-pass filter.

## AF preamplifier

This stage preamplifies the audio frequency output. The amplifier output stage uses an emitter follower with a series resistor which, together with an external capacitor, provides the required low-pass filtering for AF signals.

## AGC amplifier

The AGC amplifier provides a control voltage which is proportional to the carrier amplitude. Second-order filtering of the AGC voltage achieves signals with very little distortion, even at low audio frequencies. This method of filtering also gives a fast AGC settling time which is advantageous for electronic search tuning. The AGC settling time can be further reduced by using capacitors of smaller value in the external filter. The AGC voltage is fed to the RF and IF stages via suitable AGC delays. The capacitor at pin 7 can be omitted for low-cost applications.

## Field strength indicator output

A buffered voltage source provides a high-level field strength output signal which has good linearity for logarithmic input signals over the whole dynamic range. If field strength information is not needed, $\mathrm{R}_{\mathrm{L}(9)}$ can be omitted.

## FUNCTIONAL DESCRIPTION (continued)

## Standby switch

This switch is primarily intended for AM/FM band switching. During standby mode the oscillator, mixer and demodulator are switched off.

## Short-circuit protection

All pins have short-circuit protection to ground.

## RATINGS

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage | $\mathrm{V}_{\mathrm{P}}=\mathrm{V}_{13-16}$ | $\mathrm{~V}_{13}$ | - | 12 | V |
| Input voltage |  |  |  |  |  |
| pins 14-15 |  | $\mathrm{V}_{14-15}$ | - | 10 | V |
| pins 14-16 |  | $\mathrm{V}_{14-16}$ | - | $\mathrm{V}_{\mathrm{P}}$ | V |
| pins 15-16 |  | $\mathrm{V}_{15-16}$ | - | $\mathrm{V}_{\mathrm{P}}$ | V |
| pins 14-16 |  | - | -0.6 | V |  |
| pins 15-16 |  | $\mathrm{V}_{15-16}$ | - | -0.6 | V |
| Input current |  |  |  |  |  |
| (pins 14 and 15) |  | $\mathrm{I}_{14-15}$ | - | 200 | mA |
| Total power dissipation* |  | $\mathrm{P}_{\text {tot }}$ | - | 300 | mW |
| Operating ambient temperature range |  | $\mathrm{T}_{\mathrm{amb}}$ | -40 | +80 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\mathrm{stg}}$ | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature |  | $\mathrm{T}_{\mathrm{j}}$ | - | +125 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL RESISTANCE

From junction to ambient

|  | $300 \mathrm{~K} / \mathrm{W}$ |
| :--- | :--- |
| $R_{\text {th j-a }}$ | $160 \mathrm{~K} / \mathrm{W}^{*}$ |

[^18]
## CHARACTERISTICS

$V_{P}=V_{13-16}=8.5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{i}}=1 \mathrm{MHz} ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; \mathrm{m}=30 \% ; \mathrm{f}_{\mathrm{IF}}=460 \mathrm{kHz}$; measured in test circuit of Fig.1; all measurements are with respect to ground (pin 16); unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| Supply voltage (pin 13) |  | $\mathrm{V}_{13}$ | 7.5 | 8.5 | 10 | $\checkmark$ |
| Supply current (pin 13) |  | $\mathrm{l}_{13}$ | 15 | 23 | 27 | mA |
| RF stage and mixer |  |  |  |  |  |  |
| Input voltage (DC value) |  | $V_{14-15}$ | - | $V_{p} / 2$ | - | V |
| RF input impedance at $V_{1}<300 \mu V$ |  | $\mathrm{R}_{14-15}$ | - | 5.5 | - | $k \Omega$ |
|  |  | $\mathrm{C}_{14-15}$ | - | 25 | - | pF |
| RF input impedance at $V_{I}>10 \mathrm{mV}$ |  | $\mathrm{R}_{14-15}$ | - | 8 | - | k $\Omega$ |
|  |  | $\mathrm{C}_{14-15}$ | - | 22 | - | pF |
| IF output impedance |  | $\mathrm{R}_{1}$ | 500 | 0 | 0 | k $\Omega$ |
|  |  | $\mathrm{C}_{1}$ | - | 6 | - | pF |
| Conversion transconductance before start of AGC |  | $\mathrm{I}_{1} / \mathrm{V}_{1}$ | - | 6.5 | - | mA/V |
| Maximum IF output voltage, inductive coupling to pin 1 , (peak-to-peak value) |  | $V_{1(p-p)}$ | - | 5 | - | V |
| DC value of output current (pin 1) at $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ |  | $\mathrm{I}_{1}$ | - | 1.2 | - | mA |
| AGC range of input stage |  |  | - | 30 | - | dB |
| RF signal handling capability: input voltage for THD $=3 \%$ at $m=80 \%$ (RMS value) |  | $\mathrm{V}_{1}(\mathrm{rms})$ | - | 500 | - | mV |
| Oscillator |  |  |  |  |  |  |
| Frequency range |  | $\Delta f$ | 0.6 | - | 60 | MHz |
| Oscillator amplitude (pins 11 to 12) (peak-to-peak value) |  | $V_{11-1}$ | - | 130 | 150 | mV |
| External load impedance |  | $\mathrm{R}_{11 \text {-12(ext) }}$ | 0.5 | - | 200 | $\mathrm{k} \Omega$ |
| External load impedance for no oscillation |  | R11-12(ext) | - | - | 60 | $\Omega$ |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Ripple rejection at } V_{p} \\ & \quad=100 \mathrm{mV}(\mathrm{RMS} \text { value); } \\ & f_{p}=100 \mathrm{~Hz} \\ & \left(R \mathrm{R}=20 \log \left[\mathrm{~V}_{13} / \mathrm{V}_{11}\right]\right) \end{aligned}$ | $\begin{aligned} & V_{P}=V_{13} \\ & \leqslant 9 V \end{aligned}$ | $V_{11}$$l_{11}$ | -0 | 4.2 | - | V |
| Source voltage for switching diodes ( $6 \times \mathrm{V}_{\mathrm{BE}}$ ) |  |  |  |  |  |  |
| DC output current (for switching diodes) |  |  |  | - | 5 | mA |
| Change of output voltage at $\Delta I_{11}=20 \mathrm{~mA}$ (switch to maximum load) |  | $\Delta \mathrm{V}_{11}$ | - | 0.5 | - | V |
| Buffered oscillator output DC output voltage |  | $\mathrm{V}_{10}$ | - | 0.7 | - | V |
| Output signal amplitude (peak-to-peak value) |  | $V_{10}$ (p-p) | - | 320 | - | mV |
| Output impedance |  | $\mathrm{R}_{10}$ | - | 170 | - | $\Omega$ |
| Output current |  | ${ }^{1} 10$ (peak) | - | - | -3 | mA |
| IF, AGC and AF stages |  |  |  |  |  |  |
| DC input voltage |  | $V_{3-4}$ | - | 2 | - | V |
| IF input impedance |  | $\mathrm{R}_{3-4}$ | 2.4 | 3.0 | 3.9 | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{C}_{3-4}$ | - | 7 | - | pF |
| IF input voltage for $\text { THD }=3 \% \text { at } m=80 \%$ |  | $V_{3-4}$ | - | 90 | - | mV |
| Voltage gain before start of AGC |  | $\mathrm{V}_{3-4} / \mathrm{V}_{6}$ | - | 68 | - | dB |
| $\begin{aligned} & \text { AGC range of IF stages: } \\ & \text { change of } V_{3-4} \text { for } 1 \mathrm{~dB} \\ & \text { change of } V_{\mathrm{O}}(\mathrm{AF}) ; \\ & V_{3-4(\mathrm{ref})}=75 \mathrm{mV} \end{aligned}$ |  | $\Delta V_{3-4}$ | - | 55 | - | dB |
| AF output voltage at $V_{3-4(I F)}=50 \mu \mathrm{~V}$ |  | $V_{O(A F)}$ | - | 130 | - | mV |
| AF output voltage at $V_{3-4(I F)}=1 \mathrm{mV}$ |  | $\mathrm{V}_{\mathrm{O}}(\mathrm{AF})$ | - | 310 | - | mV |
| AF output impedance (pin 6) |  | $\left\|Z_{0}\right\|$ | - | 3.5 | - | k $\Omega$ |

## CHARACTERISTICS

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Indicator driver |  |  |  |  |  |  |
| Output voltage at $V_{1}=0 \mathrm{mV}$ | $\mathrm{R}_{\mathrm{L}(9)}=2.7 \mathrm{k} \Omega$ | $\mathrm{V}_{9}$ | - | 20 | 150 | mV |
| Output voltage at $V_{1}=500 \mathrm{mV}$ | $\mathrm{R}_{\mathrm{L}(9)}=2.7 \mathrm{k} \Omega$ | $\mathrm{V}_{9}$ | 2.5 | 2.8 | 3.1 |  |
| Load resistance |  | $\mathrm{R}_{\mathrm{L}(9)}$ | 2.7 | - | - | $\mathrm{k} \Omega$ |
| Standby switch |  |  |  |  |  |  |
| Switching threshold at $\begin{aligned} & V_{P}=7.5 \text { to } 18 \mathrm{~V} ; \\ & T_{\mathrm{amb}}=-40 \text { to }+80^{\circ} \mathrm{C} \end{aligned}$ |  |  |  |  |  |  |
| ON-voltage |  | $\mathrm{V}_{2}$ | 0 | - | 2 |  |
| OFF-voltage |  | $\mathrm{v}_{2}$ | 3.5 | - | 20 | $v$ |
| ON-current | $\mathrm{V}_{2}=0 \mathrm{~V}$ | $\mathrm{I}_{2}$ | - | _ | -200 | $\mu \mathrm{A}$ |
| OFF-current | $\mathrm{V}_{2}=20 \mathrm{~V}$ | $\mathrm{I}_{2}$ | - | - | 10 | $\mu \mathrm{A}$ |

## OPERATING CHARACTERISTICS

$V_{P}=8.5 \mathrm{~V} ; \mathrm{f}_{\mathrm{I}}=1 \mathrm{MHz} ; \mathrm{m}=30 \% ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig.1; unless otherwise specified

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF sensitivity |  |  |  |  |  |  |
| RF input required for |  |  |  |  |  |  |
| $S+N / N=6 \mathrm{~dB}$ |  | $V_{1}$ | - | 1.5 | - | $\mu \mathrm{V}$ |
| $\mathrm{S}+\mathrm{N} / \mathrm{N}=26 \mathrm{~dB}$ |  | $V_{1}$ | - | 15 | - | $\mu \mathrm{V}$ |
| $\mathrm{S}+\mathrm{N} / \mathrm{N}=46 \mathrm{~dB}$ |  | $V_{1}$ | - | 150 | - | $\mu \mathrm{V}$ |
| RF input at start of AGC |  | $v_{1}$ | - | 30 | - | $\mu \mathrm{V}$ |
| RF large signal handling |  |  |  |  |  |  |
| RF input at |  |  |  |  |  |  |
| THD $=3 \% ; m=80 \%$ |  | $V_{1}$ | - | 500 | - | mV |
| THD $=3 \%$; m = 30\% |  | $v_{1}$ | - | 700 | _ | mV |
| THD $=10 \% ; m=30 \%$ |  | $v_{1}$ | - | 900 | - | mV |

CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AGC range |  |  |  |  |  |  |
| Change of $V_{1}$ for 1 dB change of $\mathrm{V}_{\mathrm{O}}(\mathrm{AF})$ 6 dB change of $\mathrm{V}_{\mathrm{O}}(\mathrm{AF})$ | $\begin{aligned} & V_{1(\text { ref })}=500 \mathrm{mV} \\ & V_{1(\text { ref })}=500 \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \Delta V_{1} \\ & \Delta V_{1} \end{aligned}$ | - | 86 91 | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Output signal |  |  |  |  |  |  |
| AF output voltage at $\begin{aligned} & V_{1}=4 \mu V \\ & V_{1}=1 \mathrm{mV} \end{aligned}$ | $\mathrm{m}=80 \%$ | $\mathrm{V}_{\mathrm{O}}(\mathrm{AF})$ <br> $V_{O}(A F)$ | - 240 | 130 310 | - 390 | mV |
| Total harmonic distortion at $\begin{aligned} & V_{1}=1 \mathrm{mV} \\ & V_{1}=500 \mathrm{mV} \end{aligned}$ | $m=80 \%$ $m=30 \%$ | $\mathrm{d}_{\text {tot }}$ $\mathrm{d}_{\text {tot }}$ | - | 0.5 1 | - | \% |
| Signal-to-noise ratio | $\mathrm{V}_{1}=100 \mathrm{mV}$ | S+N/N | - | 58 | - | dB |
| $\begin{aligned} & \text { Ripple rejection at } \\ & V_{l}=2 \mathrm{mV} \\ & V_{p}=100 \mathrm{mV}(R M S \text { value }) \\ & f_{p}=100 \mathrm{~Hz} \\ & \left(R R=20 \log \left[V_{P} / V_{O(A F)}\right]\right) \end{aligned}$ |  | RR | - | 38 | - | dB |
| Unwanted signals |  |  |  |  |  |  |
| Suppression of IF whistles at $V_{l}=15 \mu \mathrm{~V} ; \mathrm{m}=0 \%$ related to AF signal of $\mathrm{m}=30 \%$ at $f_{l} \approx 2 \times f_{I F}$ at $f_{I} \approx 3 \times f_{I F}$ |  |  | - | 37 44 | - | dB dB |
| IF suppression at RF input for symmetrical input for asymmetrical input |  | $\begin{aligned} & \alpha_{\text {IF }} \\ & \alpha_{\text {F }} \end{aligned}$ | - | 40 | - | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Residual oscillator signal at mixer output at $\mathrm{f}_{\text {osc }}$ at $2 \times \mathrm{f}_{\mathrm{osc}}$ |  | $\begin{aligned} & \text { I (osc) } \\ & \text { I }(2 \mathrm{osc}) \end{aligned}$ | - |  |  | $\mu \mathrm{A}$ |

## APPLICATION INFORMATION


(1) Capacitor values depend on crystal type.
(2) Coil data: 9 windings of 0.1 mm dia laminated Cu wire on TOKO coil set $7 \mathrm{~K} 199 \mathrm{CN} ; \mathrm{Q}_{\mathrm{o}}=80$.

Fig. 2 Oscillator circuit using quartz crystal; centre frequency $=27 \mathrm{MHz}$.


Fig. 3 AF output as a function of RF input in the circuit of Fig.1;
$f_{l}=1 \mathrm{MHz} ; f_{m}=400 \mathrm{~Hz} ; m=30 \%$.


Fig. 4 Total harmonic distortion and $\mathrm{S}+\mathrm{N} / \mathrm{N}$ as functions of RF input in the circuit of Fig.1; $m=30 \%$ for (S +N )/N curve and $\mathrm{m}=80 \%$ for THD curve.

## APPLICATION INFORMATION (continued)



Fig. 5 Total harmonic distortion as a function of modulation frequency at $V_{1}=5 \mathrm{mV} ; \mathrm{m}=80 \%$; measured in the circuit of Fig. 1 with $\mathrm{C}_{7-16 \text { (ext) }}=0 \mu \mathrm{~F}$ and $2.2 \mu \mathrm{~F}$.


Fig. 6 Indicator driver voltage as a function of RF input in the circuit of Fig. 1 .


- with IF filter
-..- with AF filter
------- with IF and AF filter
Fig. 7 Typical frequency response curves from Fig. 1 showing the effects of filtering.


Fig. 8 Car radio application with inductive tuning.


Fig. 9 AF output as a function of RF input using the circuit of Fig. 8 with that of Fig.1.

## APPLICATION INFORMATION (continued)



Fig. 10 Suppression of cross-modulation as a function of input signal, measured in the circuit of Fig. 8 with the input circuit as shown in Fig.11. Curve is for wanted $V_{O(A F)} /$ unwanted $V_{O}(A F)=20 \mathrm{~dB} ; \mathrm{V}_{\text {rfw }}$, $V_{\text {rfu }}$ are signals at the aerial input, $V^{\prime}{ }_{a e w}, V^{\prime}{ }^{\prime}{ }^{\text {aeu }}$ are signals at the unloaded output of the aerial. Wanted signal ( $V^{\prime}{ }^{\text {aew }}, V_{r f w}$ ) $f_{i}=1 \mathrm{MHz} ; f_{m}=400 \mathrm{~Hz} ; m=30 \%$.
Unwanted signal ( $V^{\prime}{ }_{\text {aeu }}, V_{r f u}$ ): $f_{i}=900 \mathrm{kHz} ; \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} ; m=30 \%$.
Effective selectivity of input tuned circuit $=21 \mathrm{~dB}$.


Fig. 11 Input circuit to show cross-modulation suppression (see Fig.10).


Fig. 12 Oscillator amplitude as a function of the impedance at pins 11 and 12 in the circuit of Fig.8.


Fig. 13 Total harmonic distortion and $(\mathrm{S}+\mathrm{N}) / \mathrm{N}$ as functions of RF input using the circuit of Fig. 8 with that of Fig. 1.

## APPLICATION INFORMATION (continued)



Fig. 14 Forward transfer impedance as a function of intermediate frequency for filters 1 to 4 shown in Fig. 14; centre frequency $=455 \mathrm{kHz}$.


Fig. 15 IF filter variants applied to the circuit of Fig.1; for filter data refer to Table 1.

APPLICATION INFORMATION (continued)

| filter no. | 1 | 2 | 3 |  | 4 | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Coil data <br> Value of C <br> N1: N2 <br> Diameter of Cu <br> $\mathrm{Q}_{0}$ <br> of laminated wire <br> Schematic* <br> windings <br> Toko order no. |  | $\begin{aligned} & \text { L1 } \\ & 430 \\ & 13:(33+66) \\ & 0.08 \\ & 50 \\ & \bullet \\ & 13 \end{aligned} \bullet 33=$ |  |  |  | pF mm |
| Resonators <br> Murata type <br> D (typical value) <br> $R_{G}, R_{L}$ <br> Bandwidth ( -3 dB ) <br> $\mathrm{S} \mathrm{gkHz}^{\mathrm{k}}$ | $\begin{aligned} & \text { SFZ455A } \\ & 4 \\ & 3 \\ & 4.2 \\ & 24 \end{aligned}$ | $\begin{array}{\|l} \text { SFZ455A } \\ 4 \\ 3 \\ 4.2 \\ 24 \end{array}$ | $\begin{aligned} & \text { SFZ4 } \\ & 4 \\ & 3 \\ & 4.2 \\ & 24 \end{aligned}$ |  | $\begin{aligned} & \text { SFT455B } \\ & 6 \\ & 3 \\ & 4.5 \\ & 38 \end{aligned}$ | dB <br> k $\Omega$ <br> kHz <br> dB |
| Filter data <br> $Z_{1}$ <br> $\mathrm{a}_{\mathrm{B}}$ <br> $Z_{F}$ <br> Bandwidth ( -3 dB ) <br> S9kHz <br> $\mathrm{S}_{18 \mathrm{kHz}}$ <br> $\mathrm{S}_{27 \mathrm{kHz}}$ | $\begin{aligned} & 4.8 \\ & 57 \\ & 0.70 \\ & 3.6 \\ & 35 \\ & 52 \\ & 63 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 40 \\ & 0.67 \\ & 3.8 \\ & 31 \\ & 49 \\ & 58 \end{aligned}$ |  4.2 <br> 52 (L1)  <br>  0.68 <br>  3.6 <br>  36 <br>  54 <br>  66 | $18 \text { (L2) }$ | $\begin{aligned} & 4.8 \\ & 55 \\ & 0.68 \\ & 4.0 \\ & 42 \\ & 64 \\ & 74 \end{aligned}$ | $k \Omega$ <br> k $\Omega$ <br> kHz <br> dB <br> dB <br> dB |

Table 1 Data for IF filters shown in Fig.15. Criterium for adjustment is $Z_{F}=$ maximum (optional selectivity curve at centre frequency $f_{0}=455 \mathrm{kHz}$ ).
See also Fig. 14.
DEVELOPMENT DATA


## DUAL TANDEM ELECTRONIC POTENTIOMETER CIRCUIT

## GENERAL DESCRIPTION

The TDA1074A is a monolithic integrated circuit designed for use as volume and tone control circuit in stereo amplifiers. This dual tandem potentiometer IC consists of two ganged pairs of electronic potentiometers with the eight inputs connected via impedance converters, and the four outputs driving individual operational amplifiers. The setting of each electronic potentiometer pair is controlled by an individual d.c. control voltage. The potentiometers operate by current division between the arms of cross-coupled long-tailed pairs. The current division factor is determined by the level and polarity of the d.c. control voltage with respect to an externally available reference level of half the supply voltage. Since the electronic potentiometers are adjusted by a d.c. control voltage, each pair can be controlled by single linear potentiometers which can be located in any position dictated by the equipment styling. Since the input and feedback impedances around the operational amplifier gain blocks are external, the TDA1074A can performs bass/treble and volume/loudness control. It also can be used as a low-level fader to control the sound distribution between the front and rear loudspeakers in car radio installations.

## Features

- High impedance inputs to both 'ends' of each electronic potentiometer
- Ganged potentiometers track within $0,5 \mathrm{~dB}$
- Electronic rejection of supply ripple
- Internally generated reference level available externally so that the control voltage can be made to swing positively and negatively around a well-defined 0 V level
- The operational amplifiers have push-pull outputs for wide voltage swing and low current consumption
- The operational amplifier outputs are current limited to provide output short-circuit protection
- Although designed to operate from a 20 V supply (giving a maximum input and output signal level of 6 V ), the TDA1074A can work from a supply as low as $7,5 \mathrm{~V}$ with reduced input and output signal levels


## QUICK REFERENCE DATA

| Supply voltage (pin 11) | $V_{P}$ | typ. | 20 V |
| :---: | :---: | :---: | :---: |
| Supply current (pin 11) | Ip | typ. | 22 mA |
| Input signal voltage (r.m.s. value) | $V_{i(r m s)}$ | max. | 6 V |
| Output signal voltage (r.m.s. value) | $V_{\text {o(rms }}$ ( | max. | 6 V |
| Total harmonic distortion | THD | typ. | 0,05 \% |
| Output noise voltage (r.m.s. value) | $\mathrm{V}_{\text {no(rms }}$ | typ. | $50 \mu \mathrm{~V}$ |
| Control range | $\Delta \alpha$ | typ. | 110 dB |
| Cross-talk attenuation (L/R) | $\alpha_{\text {ct }}$ | typ. | 80 dB |
| Ripple rejection ( 100 Hz ) | $\alpha_{100}$ | typ. | 46 dB |
| Tracking of ganged potentiometers | $\Delta \mathrm{G}_{\mathrm{v}}$ | typ. | 0,5 dB |
| Supply voltage range | $V_{P}$ |  | o 23 V |
| Operating ambient temperature range | $\mathrm{T}_{\text {amb }}$ | -30 to | $+80{ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).


Fig. 1. Block diagram and basic external components; $\mathrm{I}_{\mathrm{c} 1}$ (at pin 9 ) and $\mathrm{I}_{\mathrm{c} 2}$ (at pin 10) are control input currents; $\mathrm{V}_{\mathrm{c} 1}$ (at pin 9) and $\mathrm{V}_{\mathrm{c} 2}$ (at pin 10) are control input voltages with respect to $\mathrm{V}_{\text {ref }}=\mathrm{V}_{\mathrm{p}} / 2$ at pin $8 ; Z 1=Z 2=Z 3=Z 4=22 \mathrm{k} \Omega$; the input generator resistance $\mathrm{R}_{\mathrm{G}}=60 \Omega$; the output load resistance $R_{L}=4,7 \mathrm{k} \Omega$; the coupling capacitors at the inputs and outputs are $\mathrm{C}_{\mathrm{i}}=2,2 \mu \mathrm{~F}$ and $\mathrm{C}_{\mathrm{o}}=10 \mu \mathrm{~F}$ respectively.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)
Supply voltage (pin 11)
Control voltages (pins 9 and 10)
Input voltage ranges (with respect to pin 18) at pins 3, 4, 5, 6, 13, 14, 15, 16
Total power dissipation
Storage temperature range
Operating ambient temperature range
$V_{P} \quad \max \quad 23 \mathrm{~V}$
$\pm \mathrm{V}_{\mathrm{c} 1} ; \pm \mathrm{V}_{\mathrm{c} 2} \quad \max . \quad 1 \mathrm{~V}$
$v_{i}$
$P_{\text {tot }}$
$T_{\text {stg }}$
-55 to $+150{ }^{\circ} \mathrm{C}$
$\mathrm{T}_{\mathrm{amb}} \quad-30$ to $+80{ }^{\circ} \mathrm{C}$

## THERMAL RESISTANCE

From crystal to ambient
$R_{\text {th cr-a }} \quad=\quad 80 \mathrm{~K} / \mathrm{W}$

## REMARK

The difference between the TDA1074 and its successor the TDA1074A is shown in Fig. 2 as the different component configuration at pin 8 .


Fig. 2 Component configuration at pin 8 showing the difference between the TDA1074 and the TDA1074A.

## APPLICATION INFORMATION

Treble and bass control circuit
$V_{P}=20 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$; measured in Fig. 3; $\mathrm{R}_{\mathrm{G}}=60 \Omega ; \mathrm{R}_{\mathrm{L}}>4,7 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{L}}<30 \mathrm{pF} ; \mathrm{f}=1 \mathrm{kHz}$; with a linear frequency response $\left(V_{c 1}=V_{c 2}=0 \mathrm{~V}\right)$; unless otherwise specified

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current (without load) | Ip | 14 | 22 | 30 | mA |
| Frequency response ( -1 dB ) $\mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\mathrm{c} 2}=0 \mathrm{~V}$ | f | 10 | - | 20000 | Hz |
| Voltage gain at linear frequency response $\left(\mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\mathrm{c} 2}=0 \mathrm{~V}\right)$ | $\mathrm{G}_{\mathrm{v}}{ }^{*}$ | - | 0 | - | dB |
| Gain variation at $f=1 \mathrm{kHz}$ at maximum bass/treble boost or cut at $\pm \mathrm{V}_{\mathrm{c} 1}= \pm \mathrm{V}_{\mathrm{c} 2}=120 \mathrm{mV}$ | $\Delta \mathrm{G}_{\mathrm{v}}{ }^{*}$ | - | $\pm 1$ | - | dB |
| $\begin{aligned} & \text { Bass boost at } 40 \mathrm{~Hz} \text { (ref. } 1 \mathrm{kHz} \text { ) } \\ & \mathrm{V}_{\mathrm{c} 2}=120 \mathrm{mV} \end{aligned}$ |  | - | 17,5 | - | dB |
| Bass cut at 40 Hz (ref. 1 kHz ) $-\mathrm{V}_{\mathrm{c} 2}=120 \mathrm{mV}$ |  | - | 17,5 | - | dB |
| Treble boost at 16 kHz (ref. 1 kHz ) $V_{c 1}=120 \mathrm{mV}$ |  | - | 16 | - | dB |
| $\begin{aligned} & \text { Treble cut at } 16 \mathrm{kHz} \text { (ref. } 1 \mathrm{kHz} \text { ) } \\ & -\mathrm{V}_{\mathrm{c} 1}=120 \mathrm{mV} \end{aligned}$ |  | - | 16 | - | dB |
| $\begin{aligned} & \text { Total harmonic distortion } \\ & \text { at } V_{o(r m s)}=300 \mathrm{mV} \\ & f=1 \mathrm{kHz} \text { (measured selectively). } \end{aligned}$ | THD | - | 0,002 | - | \% |
| $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz | THD | - | 0,005 | - | \% |
| $\begin{aligned} & \text { at } V_{o(r m s)}=5 \mathrm{~V} \\ & f=1 \mathrm{kHz} \end{aligned}$ | THD | - | 0,015 | 0,1 | \% |
| $f=20 \mathrm{~Hz}$ to 20 kHz | THD | - | 0,05 | 0,1 | \% |
| Signal level at THD $=0,7 \%$ (input and output) | $V_{i}$; o(rms) | 5,5 | 6,2 | - | V |
| $\begin{aligned} & \text { Power bandwidth at reference } \\ & \text { level } V_{o(r m s)}=5 \mathrm{~V}(-3 \mathrm{~dB}) \text {; } \\ & \mathrm{THD}=0,1 \% \end{aligned}$ | B | - | 40 | - | kHz |
| Output noise voltages signal plus noise (r.m.s. value); $f=20 \mathrm{~Hz}$ to 20 kHz | $\mathrm{V}_{\text {no }}$ (rms) | - | 75 | - | $\mu \mathrm{V}$ |
| noise (peak value); weighted to DIN 45405; CCITT filter | $V_{\mathrm{no}}(\mathrm{~m})$ | - | 160 | 230 | $\mu \mathrm{V}$ |

$$
{ }^{*} G_{v}=v_{o} / v_{i}
$$

Treble and bass control circuit

| parameter | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Cross-talk attenuation (stereo) $f=1 \mathrm{kHz}$ | $\alpha$ | - | 86 | - | B |
| $\mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz | $\alpha_{c t}$ | - | 80 | - | dB |
| Control voltage cross-talk to the outputs at $f=1 \mathrm{kHz}$; |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{c} 1}(\mathrm{rms})=\mathrm{V}_{\mathrm{c} 2(\mathrm{rms})}=1 \mathrm{mV}$ | $\chi^{\text {ct }}$ | - | 20 | - | dB |
| Ripple rejection at $f=100 \mathrm{~Hz}$; $V_{P(r m s)}<200 \mathrm{mV}$ | $\alpha_{100}$ | - | 46 | - | dB |



Fig. 3 Application diagram for treble and bass control.

## APPLICATION INFORMATION (continued)



Fig. 4 Frequency response curves; voltage gain (treble and bass) as a function of frequency.


Fig. 5 Control curve; voltage gain (bass) as a function of the control voltage ( $\mathrm{V}_{\mathrm{c} 2}$ ); $\mathrm{f}=40 \mathrm{~Hz}$.


Fig. 6 Control curve; voltage gain (treble) as a function of the control voltage ( $\mathrm{V}_{\mathrm{c} 1}$ ); $\mathrm{f}=16 \mathrm{kHz}$.


| curve no. | value of $R$ |
| :---: | :---: |
| 1 | $10 \mathrm{k} \Omega$ |
| 2 | $100 \mathrm{k} \Omega$ |
| 3 | $220 \mathrm{k} \Omega$ |
| 4 | $470 \mathrm{k} \Omega$ |
| 5 | $1 \mathrm{M} \Omega$ |

Fig. 7 Voltage gain ( $\mathrm{G}_{\mathrm{v}}=\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{\mathrm{i}}$ ) control curves as a function of the angle of rotation $(\alpha)$ of a linear potentiometer ( $R$ ); for curve numbers see table above; $f=40 \mathrm{~Hz}$ to 16 kHz .


Fig. 8 Circuit diagram for measuring curves in Fig. 7.


Fig. 9 Output signal level as a function of $V_{p}$; $\mathrm{THD}=0,7 \% ; \mathrm{f}=1 \mathrm{kHz} ; \mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\mathrm{c} 2}=0 \mathrm{~V}$.

## APPLICATION INFORMATION (continued)



Fig. 10 Total harmonic distortion as a function of the output level; $\mathrm{V}_{\mathrm{P}}=20 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=4,7 \mathrm{k} \Omega$;

$$
V_{c 1}=V_{c 2}=0 \vee \text { (linear, } G_{v \text { tot }}=1 \text {. }-f=1 \mathrm{kHz} ;---f=20 \mathrm{kHz} \text {. }
$$



Fig. 11 Power bandwidth at $\mathrm{THD}=0,1 \%$; reference level is 5 V (r.m.s.).


Fig. 12 Cross-talk as a function of frequency; linear treble/bass setting $\left(\mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\mathrm{c} 2}=0 \mathrm{~V}\right) ; \mathrm{V}_{\mathrm{i}}=5 \mathrm{~V}$; $R_{G}=60 \Omega ; R_{L}=4,7 \mathrm{k} \Omega$.

## Application recommendations

1. If one or more electronic potentiometers in an IC are not used, the following is recommended:
a. Unused signal inputs of an electronic potentiometer should be connected to the associated output, e.g. pins 3 and 4 to pin 2.
b. Unused control voltage inputs should be connected directly to pin $8\left(\mathrm{~V}_{\text {ref }}\right)$.
2. Where more than one TDA1074A IC are used in an application, pins 1 can be connected together; however, pins $8\left(\mathrm{~V}_{\text {ref }}\right)$ may not be connected together directly.
3. Additional circuitry for limiting the frequency response in the ultrasonic range.

(1) $\mathrm{f}_{-3 \mathrm{~dB}}=110 \mathrm{kHz}$ at linear setting

Fig. 13 Circuit diagram for frequency response limiting.
4. Alternative circuitry for limiting the gain of the treble control circuit in the ultrasonic range.


For $R_{S 1}=R_{S 2}=3,3 \mathrm{k} \Omega ; \mathrm{f}_{-3 \mathrm{~dB}} \cong 1 \mathrm{MHz}$ at linear setting For $R_{S 1}=R_{S 2}=0 \Omega ; f-3 \mathrm{~dB} \cong 100 \mathrm{kHz}$ at linear setting

Fig. 14 Circuit diagram for limiting gain of treble control circuit.

## 24 W BTL OR $2 \times 12 \mathrm{~W}$ STEREO CAR RADIO POWER AMPLIFIER

## GENERAL DESCRIPTION

The TDA1510/TDA 1510A is a class-B integrated output amplifier encapsulated in a 13 -lead single in-line (SIL) plastic power package. Developed primarily for car radio application, the device can also be used to drive low impedance loads (down to $1,6 \Omega$ ). With a supply voltage ( $V_{p}$ ) of $14,4 \mathrm{~V}$, an output power of 24 W can be delivered into a $4 \Omega$ Bridge Tied Load (BTL), or when used as a stereo amplifier, $2 \times 12 \mathrm{~W}$ into $2 \Omega$ or $2 \times 7 \mathrm{~W}$ into $4 \Omega$.

## Features

- Flexibility - stereo as well as mono BTL
- Low offset voltage at the output
(important for BTL)
- Load dump protection
- A.C. short-circuit-safe to ground
- Low number, small sized external components
- Internal limiting of bandwidth for high frequencies
- High output power
- Large useable gain variation
- Good ripple rejection
- Thermal protection
- Low stand-by current possibility
- High reliability


## QUICK REFERENCE DATA

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage range: operating non-operating non-operating, load dump protection | pins 1, 2, <br> 12 and 13 | $\begin{aligned} & V_{P} \\ & V_{P} \\ & V_{P} \end{aligned}$ | 6,0 | 14,4 - | $\begin{aligned} & 18,0 \\ & 28,0 \\ & 45,0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| Repetitive peak output current |  | IORM | - | - | 4,0 | A |
| Total quiescent current |  | $I_{\text {tot }}$ | - | 75 | 120 | mA |
| Stand-by current |  | $\mathrm{I}_{\mathrm{sb}}$ | - | - | 2 | mA |
| Switch-on current |  | $\mathrm{I}_{\text {so }}$ | 0,15 | 0,35 | 0,80 | mA |
| Input impedance |  | $\left\|Z_{1}\right\|$ | 1 | - | - | $\mathrm{M} \Omega$ |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -65 | - | + 150 | ${ }^{\circ} \mathrm{C}$ |
| Crystal temperature |  | $\mathrm{T}_{\mathrm{c}}$ | - | - | 150 | ${ }^{\circ} \mathrm{C}$ |

## PACKAGE OUTLINES

TDA1510: 13-lead SIL-bent-to-DIL; plastic power (SOT141B). TDA1510A: 13-lead SIL-bent-to-DIL; plastic power (SOT141C).


Fig. 1 Functional diagram; heavy lines indicate signal paths.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

| parameter | conditions | symbol | min. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage: |  |  |  |  |  |
| $\quad$ operating |  |  |  |  |  |
| non-operating | pin 10 | $V_{P}$ | - | 18 | V |
| non-operating, |  | $\mathrm{V}_{\mathrm{P}}$ | - | 28 | V |
| load dump protection | during 50 ms | $\mathrm{~V}_{\mathrm{P}}$ | - | 45 | V |
| Peak output current |  | $\mathrm{IOM}_{\mathrm{O}}$ | - | 6 | A |
| Total power dissipation | see Fig. 2 | $\mathrm{P}_{\text {tot }}$ |  |  |  |
| Storage temperature range |  | $\mathrm{T}_{\text {stg }}$ | -65 | +150 | $\mathrm{o}_{\mathrm{C}}$ |
| Crystal temperature |  | $\mathrm{T}_{\mathrm{C}}$ | - | +150 | $\mathrm{o}_{\mathrm{C}}$ |


(a)

(b)

Fig. 2 Power derating curves; (a) TDA1510, (b) TDA1510A.

## HEATSINK DESIGN EXAMPLE

The derating of the encapsulation requires the following external heatsink (for sine-wave drive):
TDA1510 $\left(R_{\text {th }} \mathrm{j}-\mathrm{mb}\right)=3 \mathrm{~K} / \mathrm{W}$
24 W BTL $(4 \Omega)$ or $2 \times 12 \mathrm{~W}$ stereo $(2 \Omega)$; maximum sine-wave dissipation $=12 \mathrm{~W}$;
$\mathrm{T}_{\mathrm{amb}}=65^{\circ} \mathrm{C}$ (maximum):
$R_{\text {th } h-a}=\frac{150-65}{12}-3=4 \mathrm{~K} / \mathrm{W}$
$2 \times 7 \mathrm{~W}$ stereo ( $4 \Omega$ ); maximum sine-wave dissipation $=6 \mathrm{~W}$;
$\mathrm{T}_{\mathrm{amb}}=65^{\circ} \mathrm{C}$ (maximum):
$R_{\text {th } h-a}=\frac{150-65}{6}-3=11 \mathrm{~K} / \mathrm{W}$
TDA1510A $\left(R_{\text {th }} \mathrm{j}-\mathrm{mb}\right)=3,5 \mathrm{~K} / \mathrm{W}$
$24 \mathrm{~W} \operatorname{BTL}(4 \Omega)$ or $2 \times 12 \mathrm{~W}$ stereo $(2 \Omega)$; maximum sine-wave dissipation $=12 \mathrm{~W}$;
$\mathrm{T}_{\mathrm{amb}}=65^{\circ} \mathrm{C}$ (maximum):
$R_{\text {th h-a }}=\frac{150-65}{12}-3,5=3,5 \mathrm{~K} / \mathrm{W}$
$2 \times 7 \mathrm{~W}$ stereo ( $4 \Omega$ ); maximum sine-wave dissipation $=6 \mathrm{~W}$;
$\mathrm{T}_{\mathrm{amb}}=65^{\circ} \mathrm{C}$ (maximum):
$R_{\text {th h-a }}=\frac{150-65}{6}-3,5=10,5 \mathrm{~K} / \mathrm{W}$

## D.C. CHARACTERISTICS

| parameter | conditions | symbol | $\min$. | typ. | max. | unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply voltage range |  | $V_{P}$ | 6,0 | 14,4 | 18,0 | V |
| Repetitive peak output current |  | $I_{\text {ORM }}$ | - | - | 4,0 | A |
| Total quiescent current |  | $\mathrm{I}_{\text {tot }}$ | - | 75 | 120 | mA |
| Stand-by current |  | $\mathrm{I}_{\text {sb }}$ | - | - | 2 | mA |
| Switch-on current | $V_{11} \leqslant \mathrm{~V}_{10} ;$ note 1 | $\mathrm{I}_{\mathrm{so}}$ | 0,15 | 0,35 | 0,80 | mA |

## A.C. CHARACTERISTICS

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{P}}=14,4 \mathrm{~V} ; \mathrm{f}=1 \mathrm{kHz}$; unless otherwise specified

| parameter | parameter | symbol | min . | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bridge Tied Load application (BTL) |  |  |  |  |  |  |
| Output power with bootstrap | note 6; $\mathrm{R}_{\mathrm{L}}=4 \Omega$ |  |  |  |  |  |
|  | $\begin{gathered} V_{P}=13,2 \mathrm{~V} \\ d_{\text {tot }}=0,5 \% \\ d_{\text {tot }}=10 \% \end{gathered}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{o}} \\ & \mathrm{P}_{\mathrm{O}} \end{aligned}$ | - | $\begin{aligned} & 15,0 \\ & 20,0 \end{aligned}$ | - | W |
|  | $\begin{aligned} & V_{P}=14,4 \mathrm{~V} \\ & d_{\text {tot }}=0,5 \% \end{aligned}$ | $\mathrm{P}_{\mathrm{o}}$ | 15,5 | 18,0 | - | w |
|  | $d_{\text {tot }}=10 \%$ | $\mathrm{P}_{0}$ | 20,0 | 24,0 | - | W |
| Open loop voltage gain |  | $\mathrm{G}_{\mathrm{o}}$ | - | 75 | - | dB |
| Closed loop voltage gain | note 2 | $\mathrm{G}_{\mathrm{c}}$ | 39,5 | 40,0 | 40,5 | dB |
| Frequency response | at -3 dB ; note 3 | $\mathrm{f}_{\mathrm{r}}$ | - | 20 to $>20 \mathrm{k}$ | - | Hz |
| Input impedance | note 4 | $\left\|z_{i}\right\|$ | 1 | - | - | M $\Omega$ |
| Noise output voltage (r.m.s. value) | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } \\ & 20 \mathrm{kHz} \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ |  | - |  | - | mV |
|  | $\begin{aligned} & \mathrm{RS}_{\mathrm{S}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{S}}=10 \mathrm{k} \Omega ; \\ & \text { according to } \end{aligned}$ | $V_{n}(\mathrm{rms})$ | - | $0,35$ | 0,8 | mV |
|  | IEC 179 curve A | $V_{\mathrm{n}}$ (rms) | - | 0,25 | - | mV |
| Supply voltage ripple rejection | $f=100 \mathrm{~Hz}$; note 5 | SVRR | 42 | 50 | - | dB |
| D.C. output offset voltage between channels |  | $\left\|\Delta V_{5-9}\right\|$ | - | 2 | 50 | mV |
| Power bandwidth | $\begin{aligned} & -1 \mathrm{~dB} ; \\ & \mathrm{d}_{\text {tot }}=0,5 \% \end{aligned}$ | B | - | 30 to $>40 \mathrm{k}$ | - | Hz |

A.C. CHARACTERISTICS (continued)

| parameter | conditions | symbol | min. | typ. | max. | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stereo application <br> Output power; with bootstrap |  |  |  |  |  |  |
|  | note 6; $R_{L}=4 \Omega$ |  |  |  |  |  |
|  | $\begin{gathered} V_{P}=13,2 \mathrm{~V} \\ d_{\text {tot }}=0,5 \% \\ d_{\text {tot }}=10 \% \end{gathered}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{o}} \\ & \mathrm{P}_{\mathrm{o}} \end{aligned}$ | - | $\begin{aligned} & 4,5 \\ & 6,0 \end{aligned}$ | - | W |
|  | $\begin{aligned} & V_{P}=14,4 \mathrm{~V} \\ & \mathrm{~d}_{\text {tot }}=0,5 \% \end{aligned}$ | $\mathrm{P}_{0}$ | 4,5 | 5,5 | - | w |
|  | $\begin{aligned} & d_{\text {tot }}=10 \% \\ & R_{L}=2 \Omega \end{aligned}$ | $\mathrm{P}_{0}$ | 6,0 | 7,0 | - | W |
|  | $\begin{aligned} & V_{P}=13,2 \mathrm{~V} \\ & d_{\text {tot }}=0,5 \% \end{aligned}$ | $\mathrm{P}_{\mathrm{o}}$ | - | 7,5 | - | W |
|  | $\mathrm{d}_{\text {tot }}=10 \%$ | $\mathrm{Pa}_{\mathrm{G}}$ | - | 10,0 | - | W |
|  | $\begin{aligned} & V_{P}=14,4 \mathrm{~V} \\ & d_{\text {tot }}=0,5 \% \end{aligned}$ | $\mathrm{P}_{0}$ | 7,75 | 9,0 | - | W |
|  | $d_{\text {tot }}=10 \%$ | $\mathrm{P}_{0}$ | 10,0 | 12,0 | - | w |
| Output power; without bootstrap | notes 6,8 and 9 $R_{\mathrm{L}}=4 \Omega$ |  |  |  |  |  |
|  | $d_{\text {tot }}=10 \%$ | $\mathrm{P}_{0}$ | - | 6 | - | W |
| Frequency response | $\begin{aligned} & \text { notes } 3 \text { and } 6 \\ & -3 d B \end{aligned}$ | $\mathrm{f}_{\mathrm{r}}$ | - | 40 to $>20 \mathrm{k}$ | - | Hz |
| Supply voltage ripple rejection | $\begin{aligned} & \text { note } 5 \\ & f=1 \mathrm{kHz} \end{aligned}$ | SVRR | - | 50 | - | dB |
| Channel separation | $\begin{aligned} & R_{S}=10 \mathrm{k} \Omega ; \\ & \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ | $\alpha$ | 40 | 50 | - | dB |
| Closed loop voltage gain Noise output voltage (r.m.s. value) | note 7 | $\mathrm{G}_{\mathrm{C}}$ | 39,5 | 40,0 | 40,5 | dB |
|  | $\begin{aligned} & f=20 \mathrm{~Hz} \text { to } \\ & 20 \mathrm{kHz} ; \end{aligned}$ |  |  |  |  |  |
|  | $\mathrm{R}_{\mathrm{S}}=0 \Omega$ | $V_{\mathrm{n}}(\mathrm{rms})$ | - | 0,15 | - | mV |
|  | $\begin{aligned} & \mathrm{RS}=10 \mathrm{k} \Omega \\ & \mathrm{RS}=10 \mathrm{k} \Omega ; \\ & \text { according to } \end{aligned}$ | $V_{\mathrm{n}}(\mathrm{rms})$ | - | 0,25 | - | mV |
|  | IEC179 curve A | $V_{\mathrm{n}}(\mathrm{rms})$ | - | 0,2 | - | mV |

## Notes to the characteristics

1. If $\mathrm{V}_{11}>\mathrm{V}_{10}$ then $\mathrm{I}_{11}$ must be $<10 \mathrm{~mA}$.
2. Closed loop voltage gain can be chosen between 32 and 56 dB (BTL), and is determined by external components.
3. Frequency response externally fixed.
4. The input impedance in the test circuit (Fig. 3) is typ. $100 \mathrm{k} \Omega$.
5. Supply voltage ripple rejection measured with a source impedance of $0 \Omega$ (maximum ripple amplitude 2 V ).
6. Output power is measured directly at the output pins of the IC.
7. Closed loop voltage gain can be chosen between 26 and 50 dB (stereo), and is determined by external components.
8. A resistor of $56 \mathrm{k} \Omega$ between pins 3 and 7 is required for symmetrical clipping.
9. Without bootstrap the $100 \mu \mathrm{~F}$ capacitor between pins 5 and 6 and the $100 \mu \mathrm{~F}$ capacitor between pins 8 and 9 can be omitted. Pins 6 and 8 connected to pin 10.

## APPLICATION INFORMATION


(1) belongs to power supply

Fig. 3 Test and application circuit; Bridge Tied Load (BTL).


Fig. 4 Test and application circuit; stereo mode.


Coldits
37 Loverock Road, Aeading, Eerks. RG3 1ED
Tel: Reading (0734) 585171. Telex:818142, Fax: 0734509933.
Farnell Electronlo Components Ltd.
Canal Road, Leeds LS122TU
Tel: Leeds (0532) 636311, Telex: 55147. Fax: 0532633411.
Gothle Crellon Lid.
3 The Business Centre, Molly Millars Lane, Wokingham,
Berks. RG11 2EY.
Tel: Reading (0734) 787848. Telex: 847571. Fax: 0734776095.
Jermyn Distribution
Vestry Road, Sevenoaks, KenI TN14 5EU
Tel: Sevenoaks (0732) 450144. Telex: 95142. Fax: 0732451251
Macro-MarketIng Ltd.
Burnham Lane, Slough SL1 6LN.
Tel: Burnham (0628) 604383. Telex: 847945. Fax: 0628666873.
Quarndon Electronios (Semiconductors) Ltd.
Slack Lane, Derby DE3 3ED.
Tel: Derby (0332) 32651. Telex: 37163. Fax: 0332360922.
RR Electronics Lid.
SI Martin Way, Cambrioge Road, Bedford MK42 DLF.
Tel: Bedford (0234) 270777. Telex: 826251. Fax: 0234214674.
STC Electronlc Services
Edinburgh Way, Harlow, Essex CM20 2DF.
Tel: Harlow (0279) 626777. Telex: 818801. Fax: 0279441687

## STC Multicomponent

Edinburgh Way, Harlow, Essex CM20 2DF.
Tel: Harlow (0279) 442971. Telex: 818763. Fax: 0279443417.

## Sasco

P.O. Box 2000, 59 Gatwick Road, Crawley, W. Sussex RH 102 RU. Tel: Crawley (0293) 28700. Telex: 817439. Fax: 029320126.

## Unitel Ltd.

Unitel House, Fishers Green Road, Stevenage, Herts. SG1 2PT.
Tel: Stevenage (0438) 312393. Telex: 18108. Fax: 0438318711.

All rights are resarved. Reproduction in whole or in part is prohibiled wiftoult the proo witten consant of the copyrighl owner-
The intomation presented in this documbent doess nof form part of anly quolation or contract, is believed to to aceurate and reliable and may ba changed without ngtice. No
 hitudectual property fighte.
Philips Components Lid., Mullard House, Torrington Place, London, WC1E 7HD.
Tel: 01-580 6633 Telex: 264341 Fax: 01-636 0394.
Printed in The Netherianda (2.5M:E日9) (C) Pinilip: Componentes Lid., August 1989
939816840051
Publucation No 809304 A

## Philips Components


[^0]:    NOTES:

    1. All resistor values are typical and in ohms. $Q_{O} \simeq 75$ (G.I. EX27825 or equivalent)
    2. $L$ tunes with 100 pF (C) at 10.7 MHz
[^1]:    NOTE:

[^2]:    $\mathrm{H}=\mathrm{HIGH}$ voltage level
    L = LOW voltage level

[^3]:    * For $\Delta \mathrm{V}_{2}$ the same sign (+ or - ) should be used as in equation [2].

[^4]:    * Patent application pending.

[^5]:    * Derate $7.7 \mathrm{~mW} / \mathrm{K}$ when $\mathrm{T}_{\mathrm{amb}}>60^{\circ} \mathrm{C}$.

[^6]:    * Typical conditions: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

[^7]:    * Typical conditions: $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$.

[^8]:    * When the bus is in the active mode (see BRM in Control Information), 4,5 mA should be added to the figures given.

[^9]:    * Value to be fixed.

[^10]:    * $V_{D D}+0,5 V$ not to exceed 9 V .

[^11]:    * $V_{D D}+0,5 \mathrm{~V}$ not to exceed 15 V .

[^12]:    * Equivalent to discharging a 100 pF capacitor through a $1,5 \mathrm{k} \Omega$ series resistor with a rise time of 15 ns .

[^13]:    * Equivalent to discharging a 100 pF capacitor through a $1,5 \mathrm{k} \Omega$ series resistor with a rise time of 15 ns .

[^14]:    * Value to be fixed.

[^15]:    * Value to be fixed.

[^16]:    * Measured with an ideal coupling capacitor connected to the speaker load.
    ** Ip (effective value) must not exceed 1 mA .

[^17]:    * If the motor is stopped by a mechanical brake, the current limitation is effective in the supply voltage range. If the motor is short-circuited, the TDA1059B will be damaged if the supply voltage is higher than 10 V due to parasitic oscillations.

[^18]:    * Mounted on epoxiprint

